Product Preview

Power MOSFET

120 V, 6.0 m Ω , TBD, Dualcool N–Channel, PQFN8

Features

- Advanced Dual-sided Cooled Packaging
- Ulra Low R_{DS(on)}
- MSL1 Robust Packaging Design

Typical Applications

- Primary DC-DC FET
- Synchronous Rectifier
- DC-DC Conversion

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V _{DSS}	120	٧	
Gate-to-Source Voltage		V_{GS}	±20	V	
Continuous Drain Current R _{θJC} (Note 2)	Steady State	T _C = 25°C	I _D	TBD	Α
Power Dissipation R _{θJC} (Note 2)			P _D	TBD	W
Continuous Drain Current $R_{\theta,JA}$ (Notes 1, 2)	Steady State	T _A = 25°C	I _D	TBD	Α
Power Dissipation R _{θJA} (Notes 1, 2)			P _D	TBD	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I _{DM}	TBD	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150	°C	
Source Current (Body Diode)		I _S	TBD	Α	
Single Pulse Drain-to-Source Avalanche Energy (I _{AV} = TBD, L = TBD)		E _{AS}	TBD	mJ	
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)		TL	300	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	TBD	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	TBD	

- 1. Surface-mounted on FR4 board using a 1 in² pad size, 1 oz Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
120 V	6.0 mΩ @ 10 V	TBD
	TBD @ 6 V	TBD



MARKING DIAGRAM



DUAL COOL 56 PQFN8 CASE 483BK

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]		
NTMFSC006N12MC	PQFN8 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		120			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			TBD		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 120 V	T _J = 25°C			1	μΑ
			T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)					•	•	•
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250 μA		2.0		4.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 250 μA, ref to 25°C			TBD		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = TBD		TBD	6.0	mΩ
		V _{GS} = 6 V	I _D = TBD		TBD	TBD	
Forward Transconductance	9FS	V_{DS} = TBD, I_D = TBD			TBD		S
Gate-Resistance	R_{G}	T _A = 25°C			TBD		Ω
CHARGES & CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 60 V			TBD		pF
Output Capacitance	C _{OSS}				TBD		
Reverse Transfer Capacitance	C _{RSS}				TBD		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 6 V, V _{DS} = 60 V, I _D = TBD			TBD		nC
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 60 V, I _D = TBD			42		
Gate-to-Source Charge	Q _{GS}				12		1
Gate-to-Drain Charge	Q _{GD}				11		
Plateau Voltage	V_{GP}				TBD		V
SWITCHING CHARACTERISTICS (Note 3)					•	•	•
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V_{DS} = 60 V, I_{D} = TBD, R_{G} = TBD			TBD		ns
Rise Time	t _r				TBD		1
Turn-Off Delay Time	t _{d(OFF)}				TBD		
Fall Time	t _f				TBD		
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•	•	•
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$, $I_S = TBD$	T _J = 25°C		TBD		V
			T _J = 125°C		TBD		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = TBD$			TBD		ns
Reverse Recovery Charge	Q _{RR}				TBD		nC
Reverse Recovery Time	t _{RR}	V_{GS} = 0 V, dI_S/dt = 1000 A/ μ s, I_S = TBD			TBD		ns
Reverse Recovery Charge	Q _{RR}				TBD		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

PACKAGE DIMENSIONS

PQFN8 5X6, 1.27P CASE 483BK ISSUE O



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability on semiconductor makes no warranty, representation of guarantee regarding the suitability of its products for any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative