# MOSFET – Power, Single, P-Channel, Enhancement Mode, SOIC-8 -10 Amps, -20 Volts

#### **Features**

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature SOIC-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SOIC-8 Mounting Information Provided
- Pb-Free Package is Available

#### **Applications**

• Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	Vdc
Gate-to-Source Voltage - Continuous	$V_{GS}$	±12	Vdc
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	50 2.5 -10 -8.0 0.6 -5.5 -50	°C/W W A A W A A
Thermal Resistance – Junction-to-Ambient (Note 2) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	80 1.6 -8.8 -6.4 0.4 -4.5 -44	°C/W W A A W A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J$ = 25°C ( $V_{DD}$ = -20 Vdc, $V_{GS}$ = -4.5 Vdc, Peak $I_L$ = 5.0 Apk, L = 40 mH, $R_G$ = 25 $\Omega$ )	E <sub>AS</sub>	500	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Mounted onto a 2" square FR-4 Board (1 in sq, Cu 0.06" thick single sided), t = 10 seconds.
- Mounted onto a 2" square FR-4 Board (1 in sq, Cu 0.06" thick single sided), t = steady state.



#### ON Semiconductor®

http://onsemi.com


-10 AMPERES -20 VOLTS 14 m $\Omega$  @ V<sub>GS</sub> = -4.5 V



# MARKING DIAGRAM & PIN ASSIGNMENT



SOIC-8 CASE 751 STYLE 12



E10P02 = Specific Device Code A = Assembly Location

/ = Year

WW = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>		
NTMS10P02R2	SOIC-8	2500/Tape & Reel		
NTMS10P02R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


1

3.	Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2%.	

#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted) (Note 4)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)		V <sub>(BR)DSS</sub>	-20 -	- -12.1	-	Vdc mV/°C
1 ,		lann		12.1		μAdc
Zero Gate Voltage Drain Current $(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 70^{\circ}\text{C})$		I <sub>DSS</sub>	- -	- -	-1.0 -5.0	μλασ
Gate-Body Leakage Current (V <sub>GS</sub> = -12 Vdc, V <sub>DS</sub> = 0 Vdc)			-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)			-	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS}=V_{GS},I_{D}=-250\;\mu\text{Adc})$ Temperature Coefficient (Negative)		V <sub>GS(th)</sub>	-0.6 -	-0.88 2.8	-1.20 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance ( $V_{GS} = -4.5 \text{ Vdc}$ , $I_D = -10 \text{ Adc}$ ) ( $V_{GS} = -2.5 \text{ Vdc}$ , $I_D = -8.8 \text{ Adc}$ )		R <sub>DS(on)</sub>	- -	0.012 0.017	0.014 0.020	Ω
Forward Transconductance (V <sub>DS</sub> =	−10 Vdc, I <sub>D</sub> = −10 Adc)	9FS	-	30	_	Mhos
YNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	3100	3640	pF
Output Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C <sub>oss</sub>	-	1100	1670	
Reverse Transfer Capacitance	,	C <sub>rss</sub>	_	475	1010	
SWITCHING CHARACTERISTICS (N	Notes 5 & 6)					
Turn-On Delay Time		t <sub>d(on)</sub>	_	25	35	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -1.0 \text{ Adc}, V_{GS} = -4.5 \text{ Vdc},$	t <sub>r</sub>	_	40	65	
Turn-Off Delay Time	$R_G = 6.0 \Omega$ )	t <sub>d(off)</sub>	_	110	190	
Fall Time		t <sub>f</sub>	-	110	190	
Turn-On Delay Time		t <sub>d(on)</sub>	-	25	_	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -10 \text{ Adc},$	t <sub>r</sub>	_	100	-	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t <sub>d(off)</sub>	_	100	-	
Fall Time		t <sub>f</sub>	_	125	-	
Total Gate Charge	(V <sub>DS</sub> = -10 Vdc,	Q <sub>tot</sub>	-	48	70	nC
Gate-Source Charge	$V_{GS} = -4.5 \text{ Vdc},$	$Q_{gs}$	_	6.5	-	
Gate-Drain Charge	I <sub>D</sub> = -10 Adc)	Q <sub>gd</sub>	-	17	-	
BODY-DRAIN DIODE RATINGS (No	ote 5)					
Diode Forward On-Voltage	$(I_S = -2.1 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = -2.1 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	- -	-0.72 -0.60	-1.2 -	Vdc
Diode Forward On-Voltage	$(I_S = -10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = -10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	- -	-0.90 -0.75	<del>-</del> -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	-	65	100	ns
	$(I_S = -2.1 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	ta	-	25	_	1
		t <sub>b</sub>	-	40	_	1
Reverse Recovery Stored Charge		$Q_{RR}$	_	0.075	_	μС


- Handling precautions to protect against electrostatic discharge is mandatory.
   Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
   Switching characteristics are independent of operating junction temperature.



10  $V_{DS} \ge -10 \text{ V}$ 8.0 -ID, DRAIN CURRENT (AMPS) 6.0 25°C 4.0  $T_J = -55^{\circ}C$ 100°C 2.0 0 0.5 2.5 1.0 1.5 2.0 -V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Gate-To-Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Diode Forward Voltage versus Current

Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Diode Reverse Recovery Waveform

#### TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

#### PACKAGE DIMENSIONS

# SOIC-8 NB CASE 751-07 **ISSUE AG** -X-0.25 (0.010) M Y M -Y-G С SEATING PLANE -Z-0.10 (0.004) 0.25 (0.010) M Z Y S X S

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

mm SCALE 6:1

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	3.80 4.00		0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25 0.004		0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

#### STYLE 12:

- SOURCE PIN 1.
  - 2. SOURCE SOURCE
  - 3. 4. GATE
  - DRAIN 5.
  - DRAIN
  - DRAIN DRAIN 8.

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.