# **MOSFET** – Power

## **60 V, 37 A, 11.5 m**Ω

#### Features

- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = $25^{\circ}$ C unless otherwise stated)

Param	Symbol	Value	Unit				
Drain-to-Source Voltage	V <sub>DSS</sub>	60	V				
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V		
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	11	А		
Current $R_{\theta JA}$ (Note 1)		$T_A = 100^{\circ}C$		7			
Power Dissipation $R_{\theta JA}$		$T_A = 25^{\circ}C$	PD	2.7	W		
(Note 1)	Steady	$T_A = 100^{\circ}C$		1.1			
Continuous Drain	State	$T_{C} = 25^{\circ}C$	Ι <sub>D</sub>	37	А		
Current $R_{\theta JC}$ (Note 1)		$T_{C} = 100^{\circ}C$		24			
Power Dissipation		T <sub>C</sub> = 25°C	PD	33	W		
R <sub>θJC</sub> (Note 1)		$T_{C} = 100^{\circ}C$		13			
Pulsed Drain Current	t <sub>p</sub> =	10 μs	I <sub>DM</sub>	149	А		
Operating Junction and S	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C				
Source Current (Body Die	۱ <sub>S</sub>	37	А				
Single Pulse Drain-to-Source Ava- lanche Energy			E <sub>AS</sub>	48	mJ		
			I <sub>AS</sub>	31	А		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Junction-to-Case - Steady State (Note 1)	$R_{ heta JC}$	3.8	°C/W	
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	46.7		

 Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces.





## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(on)</sub> MAX		
60 V	11.5 mΩ @ 10 V	37 A	
	15 mΩ @ 4.5 V	57 A	







WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTTFS5820NLTAG	WDFN8 (Pb-Free)	1500 / Tape & Reel
NTTFS5820NLTWG	WDFN8 (Pb-Free)	5000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2011 June, 2019 – Rev. 1


## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•					•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				57		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		$V_{\rm DS} = 60 \text{ V}$	$T_J = 125^{\circ}C$			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.3	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8.7 A		10.1	11.5	mΩ
		V <sub>GS</sub> = 4.5 V	l <sub>D</sub> = 7.3 A		13.0	15	1
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 A			24.6		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE					-
Input Capacitance	C <sub>iss</sub>			1462		pF	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MH	lz, V <sub>DS</sub> = 25 V		150		1
Reverse Transfer Capacitance	C <sub>rss</sub>				96		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_D = 10 \text{ A}$			28		nC
					15		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1		nC
Gate-to-Source Charge	Q <sub>GS</sub>				4		
Gate-to-Drain Charge	Q <sub>GD</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 4	18 V, I <sub>D</sub> = 10 A		8		
Plateau Voltage	V <sub>GP</sub>				3		V
Gate Resistance	R <sub>G</sub>				0.62		Ω
SWITCHING CHARACTERISTICS (No	ote 3)						
Turn-On Delay Time	t <sub>d(on)</sub>				10		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub>	<sub>S</sub> = 48 V,		28		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 10  \rm A,  R_{\rm G}$	= 2.5 Ω		19		
Fall Time	t <sub>f</sub>				22		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						-
Forward Diode Voltage	V <sub>SD</sub>	$V_{\rm GS} = 0 \ \rm V, \qquad T_{\rm J} = 25^\circ$			0.79	1.2	V
		$I_{\rm S} = 10 \rm A$	$T_J = 125^{\circ}C$		0.65	1	1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, d <sub>IS</sub> /d <sub>t</sub> = 100 A/µs, I <sub>S</sub> = 10 A			19	1	ns
Charge Time	t <sub>a</sub>				13	1	1
Discharge Time	t <sub>b</sub>				6		1
Reverse Recovery Charge	Q <sub>RR</sub>				15		nC

## **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response

#### PACKAGE DIMENSIONS

WDFN8 3.3x3.3, 0.65P CASE 511AB



e/2

Μ

ᡝᡣᡰᠬᡰ

D2

**BOTTOM VIEW** 


NOTES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 1. 2. 3

DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

	м	LLIMETE	RS	INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00		0.05	0.000		0.002		
b	0.23	0.30	0.40	0.009	0.012	0.016		
c	0.15	0.20	0.25	0.006	0.006 0.008 0.			
D		3.30 BSC		0.130 BSC				
D1	2.95	3.05	3.15	0.116	0.116 0.120 0.12			
D2	1.98	2.11	2.24	0.078	0.078 0.083 0.0			
E		3.30 BSC			0.130 BSC			
E1	2.95	3.05	3.15	0.116	.116 0.120 0.1			
E2	1.47	1.60	1.73	0.058	058 0.063 (			
E3	0.23	0.30	0.40	0.009	0.012	0.016		
е		0.65 BSC			0.026 BSC			
G	0.30	0.41	0.51	0.012 0.016 0.0		0.020		
ĸ	0.64			0.025				
L	0.30	0.43	0.56	0.012 0.017 0.		0.022		
L1	0.06	0.13	0.20	0.002	0.005	0.008		
м	1.40	1.50	1.60	0.055 0.059 0.0		0.063		
θ	0°		12°	0°		12°		

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC obsence under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

яX

4X

ЕЗ\_▲

С 0.05

> Ŵ É2

¥

G

0.10 С A В

¢

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative