EEPROM Serial 1-Mb SPI

Description

The NV25M01 is a EEPROM Serial 1–Mb SPI device internally organized as 128Kx8 bits. It features a 256–byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device features software and hardware write protection, including partial as well as full array protection.

On-Chip ECC (Error Correction Code) makes the device suitable for high reliability applications.

Features

- Automotive AEC-Q100 Grade 2 (-40°C to +105°C) Qualified
- 10 MHz Capability
- 1.8 V to 5.5 V Supply Voltage Range
- SPI Modes (0,0) & (1,1)
- 256-byte Page Write Buffer
- Identification Page with Permanent Write Protection
- Self-timed Write Cycle
- Hardware and Software Protection
- Block Write Protection Protect 1/4, 1/2 or Entire EEPROM Array
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- 8 lead SOIC and TSSOP Packages
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant




Figure 1. Functional Symbol



ON Semiconductor®


www.onsemi.com





SOIC-8 DW SUFFIX CASE 751BD TSSOP-8 DT SUFFIX CASE 948AL

PIN CONFIGURATIONS



PIN FUNCTION

Pin Name	Function
CS	Chip Select
SO	Serial Data Output
WP	Write Protect
V _{SS}	Ground
SI	Serial Data Input
SCK	Serial Clock
HOLD	Hold Transmission Input
V _{CC}	Power Supply

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

NV25M01

MARKING DIAGRAMS

W25M1A AYMXXX	
вввв	(TSSOP-8)
(SOIC-8)	TM1A = Specific Device Code
W25M1A = Specific Device Code	A = Assembly Location
A = Assembly Location	Y = Production Year (Last Digit)
Y = Production Year (Last Digit)	M = Production Month $(1-9, O, N, D)$
M = Production Month (1-9, O, N, D)	XXX = Last Three Digits of
XXX = Last Three Digits of	Assembly Lot Number
Assembly Lot Number	= Pb-Free Microdot

Table 1. MAXIMUM RATINGS

Parameter	Ratings	Units
Operating Temperature	-45 to +130	°C
Storage Temperature	-65 to +150	°C
Voltage on any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

l	Symbol	Parameter	Min	Units
	N _{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles
I	T _{DR}	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

3. Page Mode, V_{CC} = 5 V, 25°C

The device uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when a single byte has to be written, 4 bytes (including the ECC bits) are re-programmed. It is recommended to write by multiple of 4 bytes in order to benefit from the maximum number of write cycles.

Table 3. D. C. OPERATING CHARACTERISTICS (V_{CC} = 1.8 V to 5.5 V, T_A = -40°C to +105°C, unless otherwise specified)

Symbol	Parameter	Test	Conditions	Min	Max	Units
I _{CCR}	Supply Current	SO open	V_{CC} = 1.8 V, f _{SCK} = 5 MHz		1.2	mA
	(Read Mode)		V_{CC} = 2.5 V, f_{SCK} = 10 MHz		1.8	mA
			V _{CC} = 5.5 V, f _{SCK} = 10 MHz		3	mA
ICCW	Supply Current (Write Mode)				3	mA
I _{SB}	Standby Current	V _{IN} = GNE) or V_{CC} , $\overline{CS} = V_{CC}$		3	μA
١L	Input Leakage Current	V _{IN} =	GND or V _{CC}	-2	2	μA
I _{LO}	Output Leakage Current	$\overline{CS} = V_{CC}, V_{OUT} = GND \text{ or } V_{CC}$		-2	2	μΑ
VIL	Input Low Voltage	V	$V_{CC} \ge 2.5 V$		0.3V _{CC}	V
		V	_{CC} < 2.5 V	-0.5	0.25V _{CC}	
VIH	Input High Voltage	V	_{CC} ≥ 2.5 V	0.7V _{CC}	V _{CC} + 0.5	V
		V	_{CC} < 2.5 V	0.75V _{CC}	V _{CC} + 0.5	
V _{OL}	Output Low Voltage	$V_{CC} \ge 2.5$	5 V, I _{OL} = 3.0 mA		0.4	V
		V_{CC} < 2.5 V, I_{OL} = 150 μ A			0.2	
V _{OH}	Output High Voltage	$V_{CC} \ge 2.5$ V, $I_{OH} = -1.6$ mA		V _{CC} – 0.8		V
		V _{CC} < 2.5	i V, I _{OH} = –100 μA	V _{CC} – 0.2		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NV25M01

Table 4. PIN CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0$ V) (Note 5)

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT}	Output Capacitance (SO)	V _{OUT} = 0 V			8	pF
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	V _{IN} = 0 V			8	pF

5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

Table 5. A.C. CHARACTERISTICS ($T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise specified.) (Note 6)

		V _{CC} = 1.8	V – 5.5 V	V _{CC} = 2.5		
Symbol	Parameter	Min	Max	Min	Max	Units
fsck	Clock Frequency	DC	5	DC	10	MHz
t _{SU}	Data Setup Time	20		10		ns
t _H	Data Hold Time	20		10		ns
t _{WH}	SCK High Time	75		40		ns
t _{WL}	SCK Low Time	75		40		ns
t _{LZ}	HOLD to Output Low Z		50		25	ns
t _{RI} (Note 8)	Input Rise Time		2		2	μs
t _{FI} (Note 8)	Input Fall Time		2		2	μs
t _{HD}	HOLD Setup Time	0		0		ns
t _{CD}	HOLD Hold Time	10		10		ns
t _V	Output Valid from Clock Low		75		40	ns
tно	Output Hold Time	0		0		ns
t _{DIS}	Output Disable Time		50		20	ns
t _{HZ}	HOLD to Output High Z		100		25	ns
t _{CS}	CS High Time	80		40		ns
t _{CSS}	CS Setup Time	60		30		ns
t _{CSH}	CS Hold Time	60		30		ns
t _{CNS}	CS Inactive Setup Time	60		30		
t _{CNH}	CS Inactive Hold Time	60		30		
t _{WPS}	WP Setup Time	10		10		ns
t _{WPH}	WP Hold Time	10		10		ns
t _{WC} (Note 7)	Write Cycle Time		5		5	ms

6. AC Test Conditions:

Input Pulse Voltages: 0.2 V_{CC} to 0.8 V_{CC} for V_{CC} \geq 2.5 V & 0.15 V_{CC} to 0.85 V_{CC} for V_{CC} < 2.5 V Input rise and fall times: \leq 10 ns

Input and output reference voltages: 0.5 V_{CC} Output load: current source I_{OL max}/I_{OH max}; C_L = 30 pF 7. t_{WC} is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.

Table 6. POWER-UP TIMING (Notes 8 and 9)

Symbol	Parameter	Мах	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

8. This parameter is tested initially and after a design or process change that affects the parameter.

9. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

Pin Description

SI: The serial data input pin accepts op-codes, addresses and data. In SPI modes (0,0) and (1,1) input data is latched on the rising edge of the SCK clock input.

SO: The serial data output pin is used to transfer data out of the device. In SPI modes (0,0) and (1,1) data is shifted out on the falling edge of the SCK clock.

SCK: The serial clock input pin accepts the clock provided by the host and used for synchronizing communication between host and the NV25M01.

 $\overline{\text{CS}}$: The chip select input pin is used to enable/disable the NV25M01. When $\overline{\text{CS}}$ is high, the SO output is tri-stated (high impedance) and the device is in Standby Mode (unless an internal write operation is in progress). *Every* communication session between host and NV25M01 must be preceded by a high to low transition and concluded with a low to high transition of the $\overline{\text{CS}}$ input.

WP: The write protect input pin will allow all write operations to the device when held high. When the \overline{WP} pin is tied low and the WPEN bit in the Status Register is set to "1", writing to the Status Register is disabled.

HOLD: The HOLD input pin is used to pause transmission between host and NV25M01, without having to retransmit the entire sequence at a later time. To pause, HOLD must be taken low and to resume it must be taken back high, with the SCK input low during both transitions. When not used for pausing, it is recommended the HOLD input to be tied to V_{CC} , either directly or through a resistor.

Functional Description

The NV25M01 device supports the Serial Peripheral Interface (SPI) bus protocol, modes (0,0) and (1,1). The device contains an 8-bit instruction register. The instruction set and associated op-codes are listed in Table 7.

Reading data stored in the NV25M01 is accomplished by providing the READ command and an address. Writing to the NV25M01 requires a WRITE command, address and data.

After a high to low transition on the \overline{CS} input pin, the NV25M01 will accept any one of the six instruction op-codes listed in Table 7 and will ignore all other possible 8-bit combinations. The communication protocol follows the timing illustrated in Figure 2.

The NV25M01 features an Identification Page (256 bytes) which can be accessed for Read and Write operations when the IPL bit in the Status Register is set to "1". The user can also choose to make the Identification Page permanently write protected.

Instruction	Opcode	Operation				
WREN	0000 0110	Enable Write Operations				
WRDI	0000 0100	Disable Write Operations				
RDSR	0000 0101	Read Status Register				
WRSR	0000 0001	Write Status Register				
READ	0000 0011	Read Data from Memory				
WRITE	0000 0010	Write Data to Memory				

Table 7. INSTRUCTION SET




Figure 2. Synchronous Data Timing

Status Register

The Status Register, described in Table 8, contains status and control bits.

The $\overline{\text{RDY}}$ (Ready) bit indicates whether the device is busy executing a write operation. This bit is automatically set to 1 during an internal write cycle, and reset to 0 when the device is ready to accept commands. For the host, this bit is read only.

The WEL (Write Enable Latch) bit is set/reset by the WREN/WRDI commands. When set to 1, the device is in a Write Enable state and when set to 0, the device is in a Write Disable state.

The BP0 and BP1 (Block Protect) bits determine which blocks are currently write protected. They are set by the user with the WRSR command and are non-volatile. The user is allowed to protect a quarter, one half or the entire memory, by setting these bits according to Table 9. The protected blocks then become read-only.

The WPEN (Write Protect Enable) bit acts as an enable for the \overline{WP} pin. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is 1. This condition prevents writing to the status register and to the block protected sections of memory. While hardware write protection is active, only the non-block protected memory can be written. Hardware write protection is disabled when the \overline{WP} pin is high or the WPEN bit is 0. The WPEN bit, \overline{WP} pin and WEL bit combine to either permit or inhibit Write operations, as detailed in Table 10.

The IPL (Identification Page Latch) bit determines whether the Identification Page (IPL = 1) or main memory array (IPL = 0) will be accessed for Read or Write operations. The IPL bit is set by the user with the WRSR command and is volatile. The IPL bit is automatically reset after a read/write operations.

The LIP bit is set by the user with the WRSR command and is non-volatile. When set to 1, the Identification Page is permanently write protected (locked in Read-only mode).

Note: The IPL and LIP bits cannot be set within the same WRSR instruction. If the user attempts to set both the IPL and LIP bits at the same time, these bits will remain unchanged.

Table 8. STATUS REGISTER

7	6	5	4	3	2	1	0
WPEN	IPL	0	LIP	BP1	BP0	WEL	RDY

Status Register Bits			
BP1	BP0	Array Address Protected	Protection
0	0	None	No Protection
0	1	18000h-1FFFFh	Quarter Array Protection
1	0	10000h-1FFFFh	Half Array Protection
1	1	00000h-1FFFFh	Full Array Protection

Table 9. BLOCK PROTECTION BITS

Table 10. WRITE PROTECT CONDITIONS

WPEN	WP	WEL	Protected Blocks	Unprotected Blocks	Status Register
0	х	0	Protected	Protected	Protected
0	х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

Write Operations

The NV25M01 device powers up into a write disable state. The Write Enable Latch (WEL) bit must be set before attempting to write to memory or to the status register. In addition, the address of the memory location(s) to be written must be outside the protected area, as defined by the BP0 and BP1 status register bits.

Write Enable and Write Disable

The internal Write Enable Latch and the correspon-ding Status Register WEL bit are set by sending the WREN instruction to the NV25M01. Care must be taken to take the \overline{CS} input high after the WREN instruction, as otherwise the Write Enable Latch will not be properly set. WREN timing is illustrated in Figure 3. The WREN instruction must be sent prior any WRITE or WRSR instruction.

The internal Write Enable Latch is reset by sending the WRDI instruction as shown in Figure 4. Disabling write operations by resetting the WEL bit, will protect the device against inadvertent writes.




Figure 4. WRDI Timing

Byte Write

Once the WEL bit is set, the user may execute a write sequence, by sending a WRITE instruction, a 24-bit address and a data byte as shown in Figure 5. Only 17 significant address bits are used by the NV25M01. The rest are don't care bits, as shown in Table 11. Internal programming will start after the low to high \overline{CS} transition. During an internal write cycle, all commands, except for RDSR (Read Status Register) will be ignored. The RDY bit will indicate if the internal write cycle is in progress (RDY high), or the device is ready to accept commands (RDY low).

Page Write

After sending the first data byte to the NV25M01, the host may continue sending data, up to a total of 256 bytes, according to timing shown in Figure 6. After each data byte, the lower order address bits are automatically incremented, while the higher order address bits (page address) remain unchanged. If during this process the end of page is exceeded, then loading will "roll over" to the first byte in the page, thus possibly overwriting previoualy loaded data. Following completion of the write cycle, the NV25M01 is automatically returned to the write disable state.

Write Identification Page

The 256-byte Identification Page (IP) can be written with user data using the same Write commands sequences that are used for writing to the main memory array (Figure 6). The IPL Status Register bit must be set (IPL = 1), before attempting to write to the IP.

Address bits [A23:A17] and [A14:A8] are Don't Care and address bits [A7:A0] determine the starting byte address within the Identification Page. Address bits [A16:A15] must point to a location outside the protected area defined by Write Protection bits BP1 and BP0. When the entire memory is write protected (BP1, BP0 = 1,1), write requests to the IP will be ignored.

A write request to the IP is also ignored if the LIP Status Register bit is set to 1 (the page is locked in Read–only mode).

Table 11. BYTE ADDRESS




Figure 6. Page WRITE Timing

Write Status Register

The Status Register is written by sending a WRSR instruction according to timing shown in Figure 7. Only bits 2, 3, 4, 6 and 7 can be written using the WRSR command.

Write Protection

The Write Protect (\overline{WP}) input can be used to protect against inadvertently altering Block Protect bits BP0 and BP1. When \overline{WP} is low and the WPEN bit is set to "1", write operations to the Status Register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the Status Register. The \overline{WP} pin function is blocked when the WPEN bit is set to "0". The \overline{WP} input timing is shown in Figure 8.




Figure 8. WP Timing

Read Operations

Read from Memory Array

To read from memory, the host sends a READ instruction followed by a 24-bit address (see Table 11 for the number of significant address bits).

After receiving the last address bit, the NV25M01 will respond by shifting out data on the SO pin (as shown in Figure 9). Sequentially stored data can be read out by simply continuing to run the clock. The internal address pointer is automatically incremented to the next higher address as data is shifted out. After reaching the highest memory address, the address counter "rolls over" to the lowest memory address, and the read cycle can be continued indefinitely. The read operation is terminated by taking \overline{CS} high.


Read Identification Page

Reading the additional 256–byte Identification Page (IP) is achieved using the same Read command sequence as used

for Read from main memory array (Figure 9). The IPL bit from the Status Register must be set (IPL = 1) before attempting to read from the IP. The [A7:A0] are the address significant bits that point to the data byte shifted out on the SO pin. If the CS continues to be held low, the internal address register defined by [A7:A0] bits is automatically incremented and the next data byte from the IP is shifted out. The byte address must not exceed the 256-byte page boundary.

Read Status Register

To read the status register, the host sends a RDSR command. After receiving the last bit of the command, the NV25M01 will shift out the contents of the status register on the SO pin (Figure 10). The status register may be read at any time, including during an internal write cycle.



Hold Operation

The $\overline{\text{HOLD}}$ input can be used to pause communication between host and NV25M01. To pause, $\overline{\text{HOLD}}$ must be taken low while SCK is low (Figure 11). During the hold condition the device must remain selected ($\overline{\text{CS}}$ low). During the pause, the data output pin (SO) is tri-stated (high impedance) and SI transitions are ignored. To resume communication, $\overline{\text{HOLD}}$ must be taken high while SCK is low.

Design Considerations

The NV25M01 device incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops

below the POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

The NV25M01 device powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued prior any writes to the device.

After power up, the CS pin must be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write, the device goes into a write disable mode. The CS input must be set high after the proper number of clock cycles to start the internal write cycle. Access to the memory array during an internal write cycle is ignored and programming is continued. Any invalid op–code will be ignored and the serial output pin (SO) will remain in the high impedance state.




Figure 11. HOLD Timing

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping [†]
NV25M01DWUTG	W25M1A	SOIC-8 (Pb-Free)	(–40°C to +105°C)	NiPdAu	3,000 Units / Tape & Reel
NV25M01DTUTG	TM1A	TSSOP-8 (Pb-Free)	(–40°C to +105°C)	NiPdAu	3,000 Units / Tape & Reel

ORDERING INFORMATION


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

10. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.




SOIC 8, 150 mils CASE 751BD-01 ISSUE O


DATE 19 DEC 2008



TOP VIEW

SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°





END VIEW

SIDE VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.

DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	, ,
REFERENCE:		"CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC 8, 150 MILS		PAGE 1 OF 2



DOCUMENT NUMBER: 98AON34272E

PAGE 2 OF 2


ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM POD #SOIC8-002-01 TO ON SEMICONDUCTOR. REQ. BY B. BERGMAN.	19 DEC 2008

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.




TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O


DATE 19 DEC 2008



SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°

TOP VIEW





END VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.

SIDE VIEW

DOCUMENT NUMBER:	98AON34428E	Electronic versions are uncontrolled except when		
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Pr versions are uncontrolled except when stampe "CONTROLLED COPY" in red.		
REFERENCE:				
DESCRIPTION:	TSSOP8, 4.4X3		PAGE 1 OF 2	



DOCUMENT NUMBER: 98AON34428E

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM POD #TSSOP8-004-01 TO ON SEMICONDUCTOR. REQ. BY B. BERGMAN.	19 DEC 2008

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product culd create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative