Single N-Channel Power MOSFET

40 V, 1.3 m Ω

Description

This Known Good Die N-Channel Power MOSFET is manufactured using the innovative Trench process. This advance technology has been tailored to minimize conduction loss. Low Qg and Capacitance minimizes driver losses.


Features

- Typical $R_{DS(on)} = 0.92 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$; $I_D = 20 \text{ A}$
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



Gate and Source: AlCu Drain: Ti/Ni/Ag (back side of die) Passivation: Polyimide

Wafer Diameter: 8 inch

DIMENSION (µm)

Die Size (Typical, L x W)	3671 x 2163
Die Size (Length) Die Size (Width)	Min: 3661, Max: 3680 Min: 2155, Max: 2171
Source Attach Area	2945 x 1477
Gate Attach Area	200 x 200
Die Thickness	76.2 ± 12

ORDERING INFORMATION

Device	Package	Shipping [†]
NVC5C426NK8	KGD on Tape	Max of 3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

RECOMMENDED STORAGE CONDITIONS

Temperature	22 to 28°C
RH	40% to 66%

The Chip is 100% tested as Known Good Die (KGD) to Meet the Conditions and Limits Specified below at Tc = 25°C.

Symbol	Parameter		Min	Тур	Max	Units
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy	L = 0.1 mH, I _{D =} 56 A	157	_	_	mJ
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA	40	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 40 V, V _{GS} = 0 V	-	=	10	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20 V, V _{DS} = 0 V	-	=	100	nA
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 20 A, V _{GS} = 0 V	-	=	1.2	V
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2.5	-	3.5	V
* R _{DS(on)}	Bare Die Drain to Source On Resistance	I _D = 20 A, V _{GS} = 10 V	_	0.92	1.3	mΩ

^{*}Accurate R_{DS(on)} test at die level is not feasible for this thin die as limited by the test contact precision attainable in a die form. The max R_{DS(on)} specification is defined from the historical performance of the die in package but is not guaranteed by test in production.

ABSOLUTE MAXIMUM RATINGS in Reference to the NVMFS5C426N electrical data in SO-8FL (T_J = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain to Source Voltage		40	V
V _{GS}	Gate to Source Voltage		±20	V
I _D	Continuous Drain Current R _{0JC} (Notes 1, 3)	T _C = 25°C	235	Α
		$T_C = 100^{\circ}C$	166	Α
P_{D}	$\begin{array}{ll} P_D & \text{Power Dissipation R}_{\theta JC} \text{ (Note 1)} \\ \\ I_D & \text{Continuous Drain Current R}_{\theta JA} \text{ (Notes 1, 2, 3)} \\ \\ P_D & \text{Power Dissipation R}_{\theta JA} \text{ (Note 1 & 2)} \\ \\ I_{DM} & \text{Pulsed Drain Current T}_A = 25^{\circ}\text{C, tp} = 10 \text{ us} \end{array}$	T _C = 25°C	128	W
		$T_C = 100^{\circ}C$	64	W
I _D	I _D Continuous Drain Current R _{θJA} (Notes 1, 2, 3)	T _C = 25°C	41	Α
		$T_C = 100^{\circ}C$	29	Α
P_{D}	Power Dissipation R _{0JA} (Note 1 & 2)	T _C = 25°C	3.8	W
	P _D Power Dissipation R _{θJA} (Note 1 & 2)	$T_C = 100^{\circ}C$	1.9	W
I _{DM}	Pulsed Drain Current T _A = 25°C, tp = 10 us		900	Α
T _{J,} T _{STG}	Operating and Storage Temperature (NVMFS5C426N)		-55 to +175	°C
IS	Source Current (Body Diode)		122	Α
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy (IL(p	k) = 19 A)	739	mJ
$R_{ heta JC}$	Thermal Resistance (Junction to Case Steady State)		1.2	°C/W
$R_{\theta JA}$	Thermal Resistance (Junction to Ambient) Steady Stat	e (Note 2)	39	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

^{2.} Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.

^{3.} Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle

 $\textbf{ELECTRICAL CHARACTERISTICS} \text{ in Reference to the NVMFS5C426N electrical data in SO-8FL (T_J = 25°C unless otherwise noted)}$


Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
OFF CHARACTI	ERISTICS						-
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{V}$		40	-	-	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 40 V, V _{GS} = 0 V	T _J = 25°C	-	-	10	μΑ
			T _J = 125°C	_	-	100	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20V	•	-	-	100	nA
N CHARACTE	RISTICS (Note 4)						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.5	-	3.5	V
r _{DS(on)}	Drain to Source On-Resistance	I _D = 50 A, V _{GS} =	= 10 V	_	1.1	1.3	mΩ
gFS	Forward Transconductance	V _{DS} =15 V, I _D = 50 A		_	145	-	S
YNAMIC CHAI	RACTERISTICS	-					
C _{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		_	4300	-	pF
C _{oss}	Output Capacitance			_	2100	-	pF
C _{rss}	Reverse Transfer Capacitance			_	59	-	pF
Q _{g(tot)}	Total Gate Charge	V _{GS} = 10 V, V _{DS} = 20 V, I _D = 50 A		_	65	-	nC
Q _{g(th)}	Threshold Gate Charge			_	13	-	
Q _{gs}	Gate to Source Gate Charge			_	20	-	
Q _{gd}	Reverse Transfer Capacitance			_	12	-	
VGP	Plateau Voltage			_	4.7	-	V
WITCHING CH	ARACTERISTICS (Note 5)	•					-
t _{d(on)}	Turn-On Delay Time		50 A, V _{GS} = 10 V,	_	15	-	ns
t _r	Turn-On Rise Time	$R_G = 2.5 \Omega$	_	47	-	ns	
t _{d(off)}	Turn-Off Delay Time			_	36	-	ns
t _f	Turn-Off Fall Time			_	9	-	ns
RAIN-SOURC	E DIODE CHARACTERISTICS			-	-	-	ē
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 50 A, V _{GS} = 0 V		_	-	1.2	V
T _{rr}	Reverse Recovery Time	I _{SD} = 50 A, dI _{SD}	/dt = 100 A/μs	_	63	-	ns
Q _{rr}	Reverse Recovery Charge	\neg		_	92	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ② 300 μs, duty cycle ② 2%.

5. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



300 $V_{DS} = 10 \text{ V}$ 280 260 240 ID, DRAIN CURRENT (A) 220 200 180 160 140 120 100 80 $T_J = 25^{\circ}C$ 60 40 20 $T_{\rm J} = 125^{\circ}{\rm C}$ T_J = -55°C 0 7 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Figure 11. Safe Operating Area

TIME IN AVALANCHE (s) Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS






Figure 13. Thermal Characteristics


Test Circuits and Waveforms




UNCLAMPED ENERGY TEST CIRCUIT




UNCLAMPED ENERGY WAVEFORMS




GATE CHARGE TEST CIRCUIT



GATE CHARGE WAVEFORM



SWITCHING TIME TEST CIRCUIT



RESISTIVE SWITCHING WAVEFORMS

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative