# **Power MOSFET**

# 100 V, 12.2 m $\Omega$ , 54 A, Single N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFWS015N10MCL Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>.J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	100	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain	T <sub>C</sub> = 25°C		I <sub>D</sub>	54	Α
Current R <sub>θJC</sub> (Notes 1, 3)	Steady State	T <sub>C</sub> = 100°C		38	
Power Dissipation $R_{\theta JC}$ (Note 1)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	79	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2, 3)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	10.5	Α
Power Dissipation R <sub>θJA</sub> (Notes 1 & 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.0	W
Pulsed Drain Current	T <sub>A</sub> = 25°	C, t <sub>p</sub> = 100 μs	I <sub>DM</sub>	163	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to + 175	°C
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 6 A)			E <sub>AS</sub>	54	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	50	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## ON Semiconductor®


#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	12.2 mΩ @ 10 V	54 A
100 V	18.3 mΩ @ 4.5 V	34 A



**N-CHANNEL MOSFET** 





XXXXXX = Specific Device Code

A = Assembly Location

Y = Year W = Work Week ZZ = Lot Traceability

### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 3 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				60		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V	T <sub>J</sub> = 25 °C			1.0	μΑ
			T <sub>J</sub> = 125°C			250	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 282 \mu A$		1.2	1.7	2.2	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 14 A		9.7	12.2	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 11 A		13.3	18.3	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> =5 V, I <sub>D</sub> = 14 A			51		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE			•		•	•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 50 V			1338		pF
Output Capacitance	C <sub>OSS</sub>				521		
Reverse Transfer Capacitance	C <sub>RSS</sub>				9.0		
Gate Resistance	R <sub>G</sub>			0.1	0.5	3	Ω
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 50 V; I <sub>D</sub> = 14 A			9.0		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 50 V; I <sub>D</sub> = 14 A			19		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				2.0		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 14 \text{ A}$			3.0		nC
Gate-to-Drain Charge	$Q_{GD}$				3.0		
Plateau Voltage	$V_{GP}$				2.7		V
Output Charge	Q <sub>OSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 50 V			35		nC
Total Gate Charge Sync	Q <sub>SYNC</sub>	V <sub>GS</sub> = 0 to 10 V, V <sub>DS</sub> = 0 V			17		nC
SWITCHING CHARACTERISTICS (Note 5	j)			1		1	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 50 V, $I_{D}$ = 14 A, $R_{G}$ = 6.0 $\Omega$			9.0		
Rise Time	t <sub>r</sub>				10		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				25		
Fall Time	t <sub>f</sub>				5.0		
DRAIN-SOURCE DIODE CHARACTERIS	TICS			1		1	
Source to Drain Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A	(Note 7)		0.7	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 14 A (Note 7)		0.8	1.3	1	
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 7 A, di/dt = 300 A/μs			20		ns
Reverse Recovery Charge	Q <sub>rr</sub>				33		nC
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 7 A, di/dt = 1000 A/μs			14		ns
Reverse Recovery Charge	Q <sub>rr</sub>				76		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .


5. Switching characteristics are independent of operating junction temperatures.

#### NOTES:

6.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 7. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 8. E<sub>AS</sub> of 54 mJ is based on starting T<sub>J</sub> = 25°C; L = 3 mH, I<sub>AS</sub> = 6 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.3 mH, I<sub>AS</sub> = 14 A.
  9. Pulsed I<sub>D</sub> please refer to Figure 11 SOA graph for more details.
- 10. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS015N10MCLT1G	015L10	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFWS015N10MCLT1G	015W10	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (continued)





Figure 13. Junction-to-Case Transient Thermal Response Curve

### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative