# MOSFET - Power, DUAL COOL® N-Channel, DFN8 5x6 40 V, 0.85 m $\Omega$ , 316 A

#### **Features**

- Advanced Dual-sided Cooled Packaging
- Small Footprint (5x6 mm) for Compact Design
- Ulra Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant
- MSL1 Robust Packaging Design

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	٧
Gate-to-Source Voltage	Э		$V_{GS}$	±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	316	Α
Current R <sub>0JC</sub> (Note 2)	State	T <sub>C</sub> = 100°C	I <sub>D</sub>	224	Α
Power Dissipation Steady		T <sub>C</sub> = 25°C	$P_{D}$	166	W
R <sub>θJC</sub> (Note 2)	State	T <sub>C</sub> = 100°C	$P_{D}$	83	W
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	50	Α
Current R <sub>0JA</sub> (Notes 1, 2)	State	T <sub>A</sub> = 100°C	I <sub>D</sub>	35	Α
Power Dissipation	Steady T <sub>A</sub> = 25		$P_{D}$	4.1	W
$R_{\theta JA}$ (Notes 1, 2) State		T <sub>A</sub> = 100°C	$P_{D}$	2.0	W
Pulsed Drain Current	Pulsed Drain Current $T_A = 25$ °C, $t_p = 10 \mu s$			900	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	138	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 29 A)			E <sub>AS</sub>	706	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Bottom)- Steady State (Note 2)	$R_{\theta JC}$	0.9	°C/W
Junction-to-Case (Top) - Steady State (Note 2)	$R_{\theta JC}$	1.4	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	37	

- 1. Surface-mounted on FR4 board using a 1 in<sup>2</sup> pad size, 1 oz Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.





#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	$0.85~\text{m}\Omega$ @ $10~\text{V}$	316 A	
	1.3 mΩ @ 4.5 V	310 A	

#### **N-Channel MOSFET**





#### **MARKING DIAGRAM**



410LVC = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>	I <sub>D</sub> = 250 μA, ref to 25°C			5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$ \begin{array}{c c} I_{DSS} & V_{GS} = 0 \text{ V,} \\ V_{DS} = 40 \text{ V} & T_{J} = 25^{\circ}\text{C} \\ \hline T_{J} = 125^{\circ}\text{C} \\ \end{array} $				10	μΑ
						100	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= +20 V			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = I_{DS}$	= 250 μΑ	2.5		3.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA, re	f to 25°C		-8.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		0.69	0.87	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =TBD V, I <sub>D</sub>	= TBD A		190		S
CHARGES & CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH	z, V <sub>DS</sub> = 25 V		6100		pF
Output Capacitance	C <sub>OSS</sub>				3400		
Reverse Transfer Capacitance	C <sub>RSS</sub>				70		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 50 A			86		
Gate-to-Source Charge	Q <sub>GS</sub>				28		
Gate-to-Drain Charge	Q <sub>GD</sub>				14		
Plateau Voltage	V <sub>GP</sub>				4.9		٧
SWITCHING CHARACTERISTICS (Note 3)							•
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 10 \text{ V}, V_{DS}$	<sub>S</sub> = 32 V,		54		ns
Rise Time	t <sub>r</sub>	$I_D = 50 \text{ A}, R_G = 2.5 \Omega$			160		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				220		7
Fall Time	t <sub>f</sub>				170		
DRAIN-SOURCE DIODE CHARACTERISTICS	5						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	1.2	V
		I <sub>S</sub> = TBD A	T <sub>J</sub> = 125°C		0.65		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$			91		ns
Charge Time	t <sub>a</sub>				42		1
Discharge Time	t <sub>b</sub>				49		
Reverse Recovery Charge	Q <sub>RR</sub>				159		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage

V<sub>GS</sub> = 10 V

 $I_{D} = 40 \text{ A}$ 

1.9

1.3

0.9

0.7

-50

R<sub>DS(on)</sub>, NORMALIZED DRAIN-TO-SOURCE RESISTANCE

1M  $T_J = 150^{\circ}C$ 100k I<sub>DSS</sub>, LEAKAGE (nA)  $T_J = 125^{\circ}C$ 10k  $T_J = 85^{\circ}C$ 1k 100 10 150 5 10 15 20 25 30 35 40 V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Gate Voltage

Figure 5. On-Resistance Variation with

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche





Figure 13. Thermal Characteristics

#### **ORDERING INFORMATION**


Device	rice Device Marking Package		Shipping <sup>†</sup>	
NVMFSC0D9N04CL	410LVC	PQFN8 5x6 (Pb-Free/Halogen Free)	3000 / Tape & Reel	


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PACKAGE DIMENSIONS**




#### DFN8 5.1x6.15, 1.27P CASE 506EG **ISSUE A**





LAND PATTERN RECOMMENDATION



Ф

-b1 (8X) b (4X)

Κ

E2

L1 -

D1

**BOTTOM VIEW** 

1/2e

е

(E7)


(E6)

DETAIL "A" SCALE: 2:1

0.10**M** C A B

0.05(M) C

Ē1




SCALE: 2:1

## ЫΜΙ

_	SEATING PLANE	
_		

## **GENERIC MARKING**



XXXXXX = DEVICE CODE = ASSY LOCATION = YEAR CODE = WORK WEEK CODE W ZZ = ASSY LOT CODE

\*THIS INFORMATION IS GENERIC. PLEASE REFER TO DEVICE DATA SHEET FOR ACTUAL PART MARKING.

#### NOTES:

PIN 1

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

**DIAGRAM** 

SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	11112211112112110				
	MIN.	NOM.	MAX.		
Α	0.80	0.90	1.00		
A1	-	1	0.05		
A2	1	-	0.05		
р	0.31	0.41	0.51		
b1	0.21	0.31	0.41		
С	0.20	0.25	0.30		
О	4.90	5.00	5.10		
D1	4.80	4.90	5.00		
D2	3.67	3.82	3.97		
D3	2.60 REF				
D4	0.86 REF				
E	6.05	6.15	6.25		
E1	5.70	5.80	5.90		
E2	3.38	3.48	3.58		
E3	3.30 REF				
E4	0.50 REF				
E5	0.34 REF				
E6	0.30 REF				
E7	0.52 REF				
Ф	1.27 BSC				
1/2e	0.635 BSC				
K	1.30	1.40	1.50		
L	0.56	0.66	0.76		
L1	0.52	0.62	0.72		
Φ	0°		12°		

MILLIMETERS

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold O

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative