Product Preview

A Low Frequency EMI Reduction IC

Description

The P2005A/S is a versatile spread spectrum frequency modulator designed specifically for input clock frequencies from 8 MHz to 32 MHz. Refer to *Output Frequency Selections* Table. The P2005A/S can generate an EMI reduced clock from crystal, ceramic resonator, or system clock. The P2005A/S offers various percentage deviations ranging from ±0.6% to ±3.0%. Refer to *Frequency Deviation Selections* Table. The P2005A/S reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The P2005A/S allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The P2005A/S uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.

The P2005A/S modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation.'

Applications

The P2005A/S is targeted towards EMI management for high-speed digital applications such as PC peripheral devices, consumer electronics and embedded controller systems.

Features

- FCC Approved Method of EMI Attenuation
- Provides up to 15 dB of EMI Suppression
- Generates a 1X or ¹/₂X low EMI Spread Spectrum Clock of the Input Frequency
- Input Frequency Range: 8 MHz to 32 MHz
- Internal Loop Filter Minimizes External Components and Board Space
- Frequency Deviation:
 - P2005A: ±1% to ±3%
 - P2005S: ±0.6% to ±1.8%
- SSON# Control Pin for Spread Spectrum Enable and Disable Options
- Low Cycle-to-Cycle Jitter
- 3.3 V or 5 V Operating Voltage Range
- Ultra-low Power CMOS Design
- Available in 8-pin SOIC and TSSOP
- These are Pb-Free Devices

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

http://onsemi.com






S SUFFIX
CASE 751BD

TSSOP-8 T SUFFIX CASE 948AL

PIN CONFIGURATION



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Block Diagram

Table 1. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V_{DD} , V_{IN}	Voltage on any pin with respect to Ground	-0.5 to +7.0	V
T _{STG}	Storage temperature	-65 to +125	°C
T_A	Operating temperature	0 to 70	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T_DV	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IL}	Input low voltage	GND-0.3	=	0.8	V
V _{IH}	Input high voltage	2.0	=	VDD+0.3	V
l₁∟	Input low current (pull-up resistors on inputs SR0, SR1, CP0 and CP1)	-	-	-35	μΑ
I _{IH}	Input high current (pull-down resistor on input SSON#)	=	=	35	μΑ
I _{XOL}	XOUT Output Low Current (@ 0.4 V, VDD = 3.3 V)	=	3	=	mA
I _{XOH}	XOUT Output High Current (@ 2.5 V, VDD = 3.3 V)		3		
V _{OL}	Output low voltage (VDD = 3.3 V, I _{OL} = 20 mA)	-	-	0.4	V
V _{OH}	Output high voltage (VDD = 3.3 V, I _{OH} = 20 mA)	2.5	=	=	V
I _{CC}	Dynamic supply current normal mode (3.3 V, and 15 pF loading)	6.0	7.0	8.3	mA
I _{DD}	Static supply current standby mode	=	0.6	=	mA
VDD	Operating voltage	3.1	3.3	5.5	V
t _{ON}	Power up time (first locked clock cycle after power up)	_	0.18	-	mS
Z _{OUT}	Clock output impedance	_	50	-	Ω

Table 3. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter			Тур	Max	Unit
f _{IN}	Input frequency			-	32	MHz
f _{OUT}	Output frequency 1X Option		8	-	32	MHz
		¹ / ₂ X Option	4	-	16	
t _{LH} (Note 1)	Output rise time (measured at 0.8 V to 2.0 V)			0.9	1.1	nS
t _{HL} (Note 1)	Output fall time (measured	Output fall time (measured at 2.0 V to 0.8 V)			1.0	nS
t _{JC}	Jitter (cycle-to-cycle)	-	-	360	pS	
t _D	Output duty cycle		45	50	55	%

^{1.} t_{LH} and t_{HL} are measured into a capacitive load of 15 pF.

Table 4. PIN DESCRIPTION

Pin#	Pin Name	Type	Description
1	XIN / CLK	I	Connect to crystal or clock.
2	XOUT	0	Crystal output.
3	DIV2	I	Digital logic input used to select normal output mode or divide-by-two output mode. When this pin is HIGH, the frequency of the output clock is the same as the input clock frequency. When it is tied low, the output frequency is half the input clock frequency. This pin has an internal pull-up resistor.
4	VSS	Р	Ground to entire chip. Connect to system ground.
5	SR0	I	Digital logic input used to select Spreading Range Refer to Modulation Output and Spreading Range Selection Table. This pin has an internal pull-up resistor.
6	SSON#	I	Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor.
7	ModOUT	0	Spread spectrum clock output.
8	VDD	Р	Power supply for the entire chip (+3.3 V or 5.0 V)

Table 5. OUTPUT FREQUENCY SELECTIONS

Input	Frequency	8 MHz	12 MHz	16 MHz	20 MHz	24 MHz	28 MHz	32 MHz	
DIV2	0 (¹ / ₂ X)	4 MHz	6 MHz	8 MHz	10 MHz	12 MHz	14 MHz	16 MHz	Output
DIVZ	1 (1X)	8 MHz	12 MHz	16 MHz	20 MHz	24 MHz	28 MHz	32 MHz	Frequency

Table 6. FREQUENCY DEVIATION SELECTIONS AS A FUNCTION OF INPUT FREQUENCY

	Input Frequency Range								
P/N	SR0	8 MHz	12 MHz	16 MHz	20 MHz	24 MHz	28 MHz	32 MHz	Modulation Rate (KHz)
Dooos A	0	±3.0%	±2.5%	±2.0%	±1.8%	±1.5%	±1.5%	±1.3%	
P2005A	1	±2.5%	±2.0%	±1.8%	±1.5%	±1.3%	±1.3%	±1.0%	()((00) + 00 5
Doore	0	±1.8%	±1.5%	±1.2%	±1.1%	±0.9%	±0.9%	±0.8%	(X _{IN} /20) * 62.5
P2005S -	1	±1.5%	±1.2%	±1.1%	±0.9%	±0.8%	±0.8%	±0.6%	

Spread Spectrum

The Output Frequency Selections Table and the Frequency Deviations Selections Table illustrate the two possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency (Note: The center frequency is the frequency of the external reference input on CLKIN, Pin1).

Example:

The P2005A/S is designed for communications, digital video and imaging applications. It is not only optimized for operation in the 8 MHz - 32 MHz range, but its output frequency can be extended down to one half of the input clock frequency using the divide-by-two feature. This feature extends low frequency as low as to 4 MHz. Setting Pin 3 low (DIV2 = 0; Divide-by-two mode) sets the output

frequency (ModOUT) to half the frequency of the input clock (CLKIN). This is a simple way to generate a spread spectrum modulated low frequency clock when only a higher frequency signal is available. If you want the output frequency to be the same as the input, you can either set DIV2=1 or leave it unconnected.

Selecting the P2005A/S's spread options is a matter of either setting SR0=1 or SR0=0. Setting SR0=0 set as a lower modulation spread, while setting it to 1 introduces a wider spectral spread in the output clock. Refer to the *Modulation Output and Spreading Selections* Table. The example given in the figure below shows the device set to the divide-by-two mode (DIV2=0) with a lower spectrum range (SR0=0). The versatility provided by allowing both clock division and spread spectrum on one chip is already proving to be a popular solution among leading system manufacturers.





Figure 2. P2005A/S Application Schematic


PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX			
Α			1.20			
A1	0.05		0.15			
A2	0.80	0.90	1.05			
b	0.19		0.30			
С	0.09		0.20			
D	2.90	3.00	3.10			
E	6.30	6.40	6.50			
E1	4.30	4.40	4.50			
е	0.65 BSC					
L	1.00 REF					
L1	0.50	0.60	0.75			
θ	0°		8°			





SIDE VIEW




Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-153.


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O




SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW



SIDE VIEW



END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

Table 7. ORDERING INFORMATION (Note 2)

Part Number	Marking	Package Type	Temperature
P2005XF-08ST	P2005XF	8 PIN SOIC, TUBE, Pb Free	Commercial
P2005XF-08SR	P2005XF	8 PIN SOIC, TAPE AND REEL, Pb Free	Commercial
P2005XF-08TT	P2005XF	8 PIN TSSOP, TUBE, Pb Free	Commercial
P2005XF-08TR	P2005XF	8 PIN TSSOP, TAPE AND REEL, Pb Free	Commercial
P2005XG-08ST	P2005XG	8 PIN SOIC, TUBE, Green	Commercial
P2005XG-08SR	P2005XG	8 PIN SOIC, TAPE AND REEL, Green	Commercial
P2005XG-08TT	P2005XG	8 PIN TSSOP, TUBE, Green	Commercial
P2005XG-08TR	P2005XG	8 PIN TSSOP, TAPE AND REEL, Green	Commercial

2. X = A or S

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative