## Product Preview <u>MOSFET</u> - Power, N-Channel, Logic Level 50 V, 16 A, 47 mΩ

These are N–Channel logic level power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic level (5 V) driving sources in applications such as programmable controllers, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3 V to 5 V range, thereby facilitating true on–off power control directly from logic circuit supply voltages.

Formerly developmental type TA09871.


#### Features

- 16 A, 50 V
- $r_{DS(ON)} = 0.047 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5 V Gate Drives
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"




## **ON Semiconductor®**

www.onsemi.com





MARKING DIAGRAM



#### **ORDERING INFORMATION**

Part Number	Package	Brand
RFD16N05LSM9A	TO-252AA	RFD16N05LSM

#### MAXIMUM RATINGS

Rating	Symbol	RFD16N05LSM9A	Units
Drain to Source Voltage (Note 1)	V <sub>DS</sub>	50	V
Drain to Gate Voltage ( $R_{GS}$ 20 k $\Omega$ ) (Note 1)	V <sub>DGR</sub>	50	V
Continuous Drain Current	ا <sub>D</sub>	16	А
Pulsed Drain Current (Note 3)	I <sub>DM</sub>	45	А
Gate to Source Voltage	V <sub>GS</sub>	±10	V
Maximum Power Dissipation	PD	60	W
Derate Above 25°C		0.48	W/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Maximum Temperature for Soldering			
Leads at 0.063 in (1.6 mm) from Case for 10 s	TL	300	°C
Package Body for 10 s, See Techbrief 334	T <sub>pkg</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

#### ELECTRICAL SPECIFICATIONS (T<sub>C</sub> = 25°C unless otherwise specified)


PARAMETER	SYMBOL	TEST CON	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_{\rm D}$ = 250 mA, $V_{\rm GS}$ = 0	V, Figure 10	50	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS}$ = $V_{DS}$ , $I_D$ = 250 $\mu$	ιA, Figure 9	1	-	2	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = 40 V, $V_{GS}$ = 0 V	/	-	-	1	μΑ
			$T_{C} = 150^{\circ}C$	-	-	50	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS}$ = ±10 V, $V_{DS}$ = 0	V	-	-	100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	$I_{D} = 16 \text{ A}, \text{ V}_{GS} = 5 \text{ V}$		-	-	0.047	Ω
		I <sub>D</sub> = 16 A, V <sub>GS</sub> = 4 V		-	-	0.056	Ω
Turn–On Time	t <sub>(ON)</sub>	$V_{DD} = 25 V, I_D = 8 A, T_{DD} = 10 5 C$	V <sub>GS =</sub> 5 V,	-	-	60	ns
Turn-On Delay Time	t <sub>d(ON)</sub>	R <sub>GS</sub> = 12.5 Ω Figures 15, 16		-	14	-	ns
Rise Time	t <sub>r</sub>			-	30	-	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	42	-	ns
Fall Time	t <sub>f</sub>			-	14	-	ns
Turn-Off Time	t <sub>(OFF)</sub>			-	-	-	ns
Total Gate Charge	Q <sub>g(TOT)</sub>	$V_{GS} = 0 V$ to 10 V	$V_{DD} = 40 V,$	-	-	80	nC
Gate Charge at 5 V	Q <sub>g(5)</sub>	$V_{GS} = 0 V \text{ to } 5 V$	l <sub>D</sub> = 16 A, R <sub>L</sub> = 2.5 Ω	-	-	45	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	$V_{GS} = 0 V \text{ to } 1 V$	Figures 17, 18	-	-	3	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	-	2.083	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	100	°C/W

### SOURCE TO DRAIN DIODE SPECIFICATIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Source to Drain Diode Voltage	$V_{SD}$	I <sub>SD</sub> = 16 A	-	-	1.5	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{SD}$ = 16 A, d $I_{SD}$ /dt = 100 A/µs	-	-	125	ns

Pulse Test: Pulse Width ≤300 ms, Duty Cycle ≤2%.
 Repetitive Rating: Pulse Width limited by max junction temperature.


#### TYPICAL PERFORMANCE CURVES (Unless Otherwise Specified)




V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Figure 3. Forward Bias Safe Operating Area





#### TYPICAL PERFORMANCE CURVES (Unless Otherwise Specified) (continued)



#### **TEST CIRCUITS AND WAVEFORMS**





Figure 13. Unclamped Energy Test Circuit










Figure 15. Switching Time Test Circuit










Figure 18. Gate Charge Waveforms

#### **PSPICE ELECTRICAL MODEL**

```
.SUBCKT RFD16N05L 2 1 3 ; REV 4/8/92
Ca 12 8 3.33e-9
Cb 15 14 3.11e-9
Cin 6 8 1.21e-9
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Ebreak 11 7 17 18 70.9
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
IT 8 17 1
Lgate 1 9 1.38e-9
Ldrain 2 5 1.0e-12
Lsource 3 7 1.0e-9
Mos1 16 6 8 8 MOSMOD M = 0.99
Mos2 16 21 8 8 MOSMOD M = 0.01
Rin 6 8 1e9
Rbreak 17 18 RBKMOD 1
Rdrain 5 16 RDSMOD 27.38e-3
Rgate 9 20 2.98
Rsource 8 7 RDSMOD 0.614e-3
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
Vto 21 6 0.448
.MODEL DBDMOD D (IS = 1.34e-13 RS = 1.21e-2 TRS1 = 1.64e-3 TRS2 = 2.59e-6 +CJO = 1.13e-9
TT = 4.14e - 8)
.MODEL DBKMOD D (RS = 8.82e-2 TRS1 = -2.01e-3 TRS2 = 7.32e-10)
.MODEL DPLCAPMOD D (CJO = 0.522e-9 IS = 1e-30 N = 10)
.MODEL MOSMOD NMOS (VTO = 2.054 KP = 24.73 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL RBKMOD RES (TC1 = 1.01e-3 TC2 = 5.21e-8)
.MODEL RDSMOD RES (TC1 = 3.66e-3 TC2 = 1.46e-5)
.MODEL RVTOMOD RES (TC1 = -1.81e-3 TC2 = 1.41e-6)
.MODEL S1AMOD VSWITCH(RON = 1e-5 ROFF = 0.1 VON = -4.25 VOFF = -2.25)
.MODEL S1BMOD VSWITCH(RON = 1e-5 ROFF = 0.1 VON = -2.25 VOFF = -4.25)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.65 VOFF = 4.35)
.MODEL S2BMOD VSWITCH(RON = 1e-5 ROFF = 0.1 VON = 4.35 VOFF = -0.65)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub–Circuit for the Power MOSFET Featuring Global Temperature Options; written by William J. Hepp and C. Frank Wheatley.





Figure 19.







DOCUMENT NUMBER: 98AON13810G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD TO263A03 TO ON SEMICONDUCTOR. REQ. BY I. CAMBALIZA.	30 SEP 2016

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative