## SN74LS194A

## 4-Bit Bidirectional Universal Shift Register

The SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL families.

- Typical Shift Frequency of 36 MHz
- Asynchronous Master Reset
- Hold (Do Nothing) Mode
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient <br> Temperature Range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  |  | -0.4 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  |  | 8.0 | mA |

ON Semiconductor ${ }^{\text {m }}$
http://onsemi.com


PLASTIC N SUFFIX CASE 648


SOIC
D SUFFIX
CASE 751B

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| SN74LS194AN | 16 Pin DIP | 2000 Units/Box |
| SN74LS194AD | SOIC-16 | 38 Units/Rail |
| SN74LS194ADR2 | SOIC-16 | 2500/Tape \& Reel |

CONNECTION DIAGRAM DIP (TOP VIEW)


|  |  | LOADING (Note a) |  |
| :--- | :--- | :---: | :---: |
|  |  | HIGH | LOW |
| PIN NAMES |  | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Control Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{D}_{\text {SR }}$ | Serial (Shit Right) Data Input | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{D}_{\mathrm{SL}}$ | Serial (Sinit Left) Data Input | 0.5 U.L. | 0.25 U.L. |
| CP | Clock (Active HIGH Going Edge) Input | 0.5 U.L. | 0.25 U.L. |
| $\overline{M R}$ | Master Reset (Active LOW) Input | 10 U.L. | 5 U.L. |

NOTES:
a) 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW

## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the ON Semiconductor LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.

The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.

The four parallel data inputs $\left(\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}\right)$ are D-type inputs. When both $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are HIGH, the data appearing on $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}$, and $\mathrm{P}_{3}$ inputs is transferred to the $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}$, and $Q_{3}$ outputs respectively following the next LOW to HIGH transition of the clock.

The asynchronous Master Reset ( $\overline{\mathrm{MR}})$, when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194A design which increase the range of application are described below:

Two mode control inputs $\left(\mathrm{S}_{0}, \mathrm{~S}_{1}\right)$ determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, $\mathrm{Q}_{0} \rightarrow \mathbb{Q}_{1}$, etc.) or right to left (shift left, $\mathrm{Q}_{3}$ $\rightarrow Q_{2}$, etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both $S_{0}$ and $S_{1}$, are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.

D-type serial data inputs $\left(\mathrm{D}_{\mathrm{SR}}, \mathrm{D}_{\mathrm{SL}}\right)$ are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { MR }}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{D}_{\text {SR }}$ | $\mathrm{D}_{\text {SL }}$ | $\mathrm{P}_{\mathrm{n}}$ | $Q_{0}$ | $\mathrm{Q}_{1}$ | $Q_{2}$ | $Q_{3}$ |
| Reset | L | X | X | X | X | X | L | L | L | L |
| Hold | H | 1 | 1 | X | X | X | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{3}$ |
| Shift Left | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{h} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { I } \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{l} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{1} \\ & \mathrm{q}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{2} \\ & \mathrm{q}_{2} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{3} \\ & \mathrm{q}_{3} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| Shift Right | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | i | $\begin{aligned} & \hline \mathrm{h} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \hline X \\ & x \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{0} \\ & \mathrm{q}_{0} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{1} \\ & \mathrm{q}_{1} \end{aligned}$ | $\mathrm{q}_{2}$ |
| Parallel Load | H | h | h | X | X | $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{P}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ |

L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition
$\mathrm{h}=\mathrm{HIGH}$ voltage level one set-up time prior to the LOW to HIGH clock transition
$\mathrm{p}_{\mathrm{n}}\left(\mathrm{q}_{\mathrm{n}}\right)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 25 | 36 |  | MHz | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 14 \\ & 17 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \end{aligned}$ | ns |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, MR to Output |  | 19 | 30 | ns |  |

AC SETUP REQUIREMENTS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| tw | Clock or MR Pulse Width | 20 |  |  | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{s}}$ | Mode Control Setup Time | 30 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data Setup Time | 20 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, Any Input | 0 |  |  | ns |  |
| $\mathrm{t}_{\text {rec }}$ | Recovery Time | 25 |  |  | ns |  |

## DEFINITIONS OF TERMS

SETUP TIME $\left(\mathrm{t}_{\mathrm{s}}\right)$-is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( $\mathrm{t}_{\mathrm{h}}$ ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure
continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( $\mathrm{t}_{\text {rec }}$ ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance.


OTHER CONDITIONS: $\mathrm{S}_{1}=\mathrm{L}, \overline{\mathrm{MR}}=\mathrm{H}, \mathrm{S}_{0}=\mathrm{H}$
Figure 1. Clock to Output Delays Clock Pulse


OTHER Conoditions: $S_{0} S_{1}=H$

$$
P_{0}=P_{1}=P_{2}=P_{3}=H
$$

Figure 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time


Figure 3. Setup ( $\mathrm{t}_{\mathrm{s}}$ ) and Hold ( $\mathrm{t}_{\mathrm{h}}$ ) Time for Serial Data ( $\mathrm{D}_{\mathrm{SR}}, \mathrm{D}_{\mathrm{SL}}$ ) and Parallel Data ( $\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ )


OTHER CONDITIONS: $\overline{M R}=\mathrm{H}$
Figure 4. Setup ( $\mathbf{t}_{\mathbf{s}}$ ) and Hold $\left(\mathrm{t}_{\mathrm{h}}\right)$ Time for S Input

## PACKAGE DIMENSIONS

## N SUFFIX <br> PLASTIC PACKAGE <br> CASE 648-08 <br> ISSUE R



## SN74LS194A

## D SUFFIX

PLASTIC SOIC PACKAGE
CASE 751B-05
ISSUE J


[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and (O1) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

