4-Bit Bidirectional Universal Shift Register

The SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL families.

- Typical Shift Frequency of 36 MHz
- Asynchronous Master Reset
- Hold (Do Nothing) Mode
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Тур	Max	Unit	0
V _{CC}	Supply Voltage	4.75	5.0	5.25	V	2
T _A	Operating Ambient Temperature Range	0	25	70	°C	0
I _{OH}	Output Current – High			-0.4	mA	
I _{OL}	Output Current – Low			8.0	mA	
	PLEA	SH PH	ONC	EN.		5
						6

ON

ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY

16 1 PLASTIC


> N SUFFIX CASE 648



D SUFFIX CASE 751B


ORDERING INFORMATION

Device	Package	Shipping			
SN74LS194AN	16 Pin DIP	2000 Units/Box			
SN74LS194AD	SOIC-16	38 Units/Rail			
SN74LS194ADR2	SOIC-16	2500/Tape & Reel			



LOADING (Note a) L. SUL 025 UL HIGH LOW **PIN NAMES** 0.5 U.L. Mode Control Inputs 0.25 U.L. S₀, S₁

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the ON Semiconductor LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.

The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.

The four parallel data inputs (P_0, P_1, P_2, P_3) are D-type inputs. When both S_0 and S_1 are HIGH, the data appearing on P_0 , P_1 , P_2 , and P_3 inputs is transferred to the Q_0 , Q_1 , Q_2 , and Q_3 outputs respectively following the next LOW to HIGH transition of the clock. The asynchronous Master Reset (\overline{MR}) , when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194A design which increase the range of application are described below:

Two mode control inputs (S_0, S_1) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, $Q_0 \rightarrow \mathbb{Q}_1$, etc.) or right to left (shift left, $Q_3 \rightarrow \mathbb{Q}_2$, etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both S_0 and S_1 , are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.

D-type serial data inputs (D_{SR}, D_{SL}) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

	INPUTS						OUTPUTS			
OPERATING MODE	MR	S ₁	S ₀	D _{SR}	D _{SL}	Pn	Q ₀	Q ₁	Q ₂	Q ₃
Reset	L	Х	Х	Х	Х	Х	L	L	L	L
Hold	Н	Ι	Ι	Х	Х	Х	q ₀	q ₁	q ₂	q ₃
Shift Left	Н	h	I	Х	I	Х	q ₁	q ₂	q ₃	L
	Н	h	I	Х	h	Х	q ₁	q ₂	q ₃	Н
Shift Right	Н	I	h	I	Х	Х	L	q ₀	9 ₁	q ₂
	Н	Ι	h	h	Х	Х	Н	q ₀	q 1	q ₂
Parallel Load	Н	h	h	Х	Х	Pn	P ₀	P ₁	P ₂	P ₃

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

pn (qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits				² O		
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL}	Input LOW Voltage			0.8	v	Guaranteed Inpu All Inputs	t LOW Voltage for	
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V_{CC} = MIN, I_{IN} =	–18 mA	
V _{OH}	Output HIGH Voltage	2.7	3.5	0	v	V _{CC} = MIN, I _{OH} = or V _{IL} per Truth T		
V _{OL}	Output LOW Voltage		0.25 0.35	0.4 0.5	v v	I _{OL} = 4.0 mA I _{OL} = 8.0 mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; MIN, \\ V_{IN} = V_{IL} \; \text{or} \; V_{IH} \\ \text{per Truth Table} \end{array}$	
I _{IH}	Input HIGH Current		7	20 0.1	μA mA	V_{CC} = MAX, V_{IN} V_{CC} = MAX, V_{IN}		
I _{IL}	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
I _{OS}	Short Circuit Current (Note 1)	-20		-100	mA	$V_{CC} = MAX$		
I _{CC}	Power Supply Current			23	mA	$V_{CC} = MAX$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

	SY OX		Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f _{MAX}	Maximum Clock Frequency	25	36		MHz	
t _{PLH} t _{PHL}	Propagation Delay, Clock to Output		14 17	22 26	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Propagation Delay, MR to Output		19	30	ns	

AC SETUP REQUIREMENTS (T_A = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _W	Clock or MR Pulse Width	20			ns	
t _s	Mode Control Setup Time	30			ns	
t _s	Data Setup Time	20			ns	V _{CC} = 5.0 V
t _h	Hold time, Any Input	0			ns	
t _{rec}	Recovery Time	25			ns	

AC WAVEFORMS


DEFINITIONS OF TERMS

SETUP TIME(t_s) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure


continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



ER CONDITIONS: S₀, S₁ = H P₀ = P₁ = P₂ = P₃ = H











PACKAGE DIMENSIONS



D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J



ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees andising ormanufacture of the part. SCILLC is an Equal Opportun

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative