

LIN System Basis Chip Including LIN Transceiver, Voltage Regulator, Dual Low Side Driver and a High Side Switch

Features

- Supply Voltage up to 40V
- Operating Voltage $V_{VS} = 5V$ to 28V
- Supply Current
 - Sleep Mode: Typically 10 μA
 - Silent Mode: Typically 47 μA
 - Very Low Current Consumption at Low Supply Voltages ($2V < V_{VS} < 5.5V$): Typically 130 μA
- Linear Low Drop Voltage Regulator, 85 mA Current Capability:
 - MLC (Multi-Layer Ceramic) Capacitor with 0 Ω ESR
 - Normal, Fail-Safe and Silent Mode
ATA663354: $V_{VCC} = 5.0V \pm 2\%$
ATA663331: $V_{VCC} = 3.3V \pm 2\%$
 - Sleep Mode: VCC Is Switched Off
- VCC Undervoltage Detection with Open Drain Reset Output (NRES, 4 ms Reset Time)
- Voltage Regulator Is Short Circuit and Overtemperature Protected
- LIN Physical Layer According to LIN 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2
- Bus Pin Is Overtemperature and Short Circuit Protected versus GND and Battery
- Two Low Side Protected Switches and One High Side Protected Switch
- Wake-Up Capability via LIN Bus (100 μs Dominant) and WKin Pin
- Wake-Up Source Recognition
- TXD Time-Out Timer
- Advanced EMC and ESD Performance
- Fulfills the “OEM Hardware Requirements for LIN in Automotive Applications”, Version.1.3
- Interference and Damage Protection According to ISO7637
- Qualified According to AEC-Q100
- Available in 16-Pin, 3 mm x 5.5 mm VDFN Package with Wettable Flanks (Moisture Sensitivity Level 1)


Applications

- LIN Networks in Automotive
- Industrial
- Medical
- Consumer Applications

General Description


Designed in compliance with LIN specifications 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2, the ATA6633XX is a new generation of system basis chips with a fully integrated LIN transceiver, a low drop voltage regulator (3.3V/5V/85 mA), two low side drivers, and one high side driver. This combination makes it possible to develop simple, but powerful, slave nodes in LIN bus systems. ATA6633XX is designed to handle low speed data communication in vehicles (such as convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20 kBaud. The bus output is designed to withstand high voltage. Sleep mode and Silent mode guarantee minimized current consumption even in the case of a floating or short circuited LIN bus.

Package Type



ATA663331/54

Functional Block Diagram



1.0 FUNCTIONAL DESCRIPTION

1.1 Physical Layer Compatibility

Because the LIN physical layer is independent of higher LIN layers (such as the LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes found in older versions (LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

1.2 Operating Modes

FIGURE 1-1: OPERATING MODES




TABLE 1-1: OPERATING MODES

Operating Mode	Transceiver	Voltage Regulator	Low Side Outputs	High Side Output	LIN	TXD	RXD
Fail-Safe	OFF	ON	OFF	HSin-dependent	Recessive	Signaling fail-safe sources (see Table 1-2)	
Normal	ON	ON	LSin-dependent	HSin-dependent	TXD-dependent	Follows data transmission	
Silent	OFF	ON	OFF	HSin-dependent	Recessive	High	High
Sleep/Unpowered	OFF	OFF	OFF	OFF	Recessive	Low	Low

1.2.1 NORMAL MODE

This is the normal transmitting and receiving mode of the LIN Interface. Furthermore, the low side drivers can only be operated in this mode. The VCC voltage

regulator works with 3.3V/5V output voltage. If an undervoltage condition occurs, NRES is switched to low and the IC changes its state to Fail-Safe mode.


ATA663331/54

1.2.2 SILENT MODE

A falling edge at EN while TXD is high switches the IC into Silent mode. The TXD signal has to be logic high during the mode select window. See [Figure 1-2](#).

The transmission path is disabled in Silent mode. The voltage regulator is active. The overall supply current from VBAT is a combination of the $I_{V_{\text{Silent}}}$ of typically 47 μA plus the VCC regulator output current $I_{V_{\text{CC}}}$.

FIGURE 1-2: SWITCHING TO SILENT MODE




In Silent mode, the internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in case the pin LIN is short-circuited to GND. Only a weak pull up current (typically 10 μA) is present between the LIN pin and the VS pin. The Silent mode can be activated regardless of the current level on the LIN pin or WKin pin.

If an undervoltage condition occurs, NRES is switched to low and the ATA6633XX changes its state to Fail-Safe mode.

1.2.3 SLEEP MODE

A falling edge at EN while TXD is low switches the IC into Sleep mode. The TXD signal has to be logic low during the mode select window. See [Figure 1-3](#).

FIGURE 1-3: SWITCHING TO SLEEP MODE



In order to avoid any influence on the LIN pin while switching to Sleep mode, it is possible to switch the EN pin to low up to 3.2 μs earlier than the TXD pin. The best and easiest way is to generate two simultaneous falling edges at TXD and EN.

In Sleep mode, the transmission path is disabled. Supply current from VBAT is typically $I_{V_{\text{Sleep}}} = 10 \mu\text{A}$. The VCC regulator is switched off; NRES and RXD are low. The internal slave termination between pin LIN and pin VS is disabled to minimize the current consumption in case pin LIN is short circuited to GND. Only a weak pull-up current (typically 10 μA) between pin LIN and pin VS is present. Sleep mode can be activated independently from the current level on pin LIN. A voltage less than the LIN pre-wake detection V_{LINL} at pin LIN activates the internal LIN receiver and starts the wake-up detection timer.

If TXD is short circuited to GND, it is possible to switch to Sleep mode via EN after $t > t_{\text{dom}}$.

1.2.4 FAIL-SAFE MODE

The device automatically switches to Fail-Safe mode at system power-up. The voltage regulator is switched on. The NRES output remains low for $t_{\text{res}} = 4 \text{ ms}$ and resets the microcontroller. LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal mode. A low at NRES switches the IC directly into Fail-Safe mode. During Fail-Safe mode, the TXD pin is an output and signals the fail-safe source together with the RXD output pin.

If the device enters Fail-Safe mode coming from the Normal mode ($\text{EN} = 1$) due to a V_{VS} undervoltage condition ($V_{\text{VS}} < V_{\text{VS_th_N_F_down}}$), it is possible to switch into Sleep or Silent mode through a falling edge at the EN input. The current consumption can be further reduced with this feature.

A wake-up event from either Silent or Sleep mode is signaled to the microcontroller using the RXD pin and the TXD pin. A V_{VS} undervoltage condition is also signaled at these two pins. The coding is shown in [Table 1-2](#).

A wake-up event switches the IC to Fail-Safe mode.

TABLE 1-2: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin)	Low	High
$V_{\text{VS_th_N_F_down}}$ (battery) undervoltage detection ($V_{\text{VS}} < 3.9\text{V}$)	High	Low

1.3 Wake-Up Scenarios from Silent Mode or Sleep Mode


1.3.1 REMOTE WAKE-UP VIA LIN BUS

1.3.1.1 Remote Wake-up from Silent Mode

A remote wake-up from Silent mode is only possible if TXD is high. A voltage less than the LIN pre-wake detection V_{LINL} at pin LIN activates the internal LIN receiver and starts the wake-up detection timer. A falling

edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ($> t_{bus}$) and the following rising edge at pin LIN (see [Figure 1-4](#)) results in a remote wake-up request. The device switches from Silent mode to Fail-Safe mode, the VCC voltage regulator remains activated and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin and TXD pin (strong pull down at TXD). EN high can be used to switch directly to Normal mode.

FIGURE 1-4: LIN WAKE-UP FROM SILENT MODE



1.3.1.2 Remote Wake-Up from Sleep Mode


A voltage less than the LIN pre-wake detection V_{LINL} at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ($> t_{bus}$) with a subsequent rising edge at the LIN pin results in a remote wake-up request. The device switches from Sleep mode to Fail-Safe mode.

The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at RXD and TXD (strong pull down at TXD). See [Figure 1-5](#).

EN high can be used to switch directly from Sleep/Silent mode to Normal mode. If EN is still high after V_{VCC} ramp-up and the undervoltage reset time, the IC switches to Normal mode.

FIGURE 1-5: LIN WAKE-UP FROM SLEEP MODE



1.3.2 LOCAL WAKE-UP VIA WKin PIN

A falling edge at the WKin pin followed by a low level maintained for a given time period ($> t_{WKin}$) results in a local wake-up request. The device switches to Fail-Safe mode. The internal slave termination resistor is switched on. The local wake-up request is indicated

by a low level at the TXD pin to generate an interrupt for the microcontroller. When the WKin pin is low, it is possible to switch to Silent mode or Sleep mode via the EN pin. In this case, the wake-up signal has to be switched to high $> 10 \mu s$ before the negative edge at WKin starts a new local wake-up request.

FIGURE 1-6: LOCAL WAKE-UP FROM SLEEP MODE





FIGURE 1-7: LOCAL WAKE-UP FROM SILENT MODE



1.3.3 WAKE-UP SOURCE RECOGNITION

The device can distinguish between different wake-up sources. [Table 1-3](#). The wake-up source can be read on the TXD and RXD pins in Fail-Safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is in Normal mode.

TABLE 1-3: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
Bus wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin)	Low	High
$V_{VS_th_N_F_down}$ (battery) undervoltage detection ($V_{VS} < 3.9V$)	High	Low

1.4 Behavior under Low Supply Voltage Condition

After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor (see [Typical Application Circuit](#)). If V_{VS} is higher than the minimum VS operation threshold $V_{VS_th_U_F_up}$ (typically 2.25V) the IC mode changes from Unpowered mode to Fail-Safe mode. As soon as V_{VS} exceeds the undervoltage threshold $V_{VS_th_F_N_up}$ (typically 4.6V), the LIN transceiver and the dual low side switches can be activated. The VCC output voltage reaches its nominal value after t_{VCC} . This parameter depends on the externally applied VCC capacitor and the load. The NRES output is low for the reset time delay t_{reset} . During this time t_{reset} , no mode change is possible.

The behavior of VCC, NRES and VS is shown in [Figure 1-8](#), [Figure 1-9](#), [Figure 1-10](#) and [Figure 1-11](#).

FIGURE 1-8: VCC AND NRES VERSUS VS (RAMP-UP) FOR 3.3V




FIGURE 1-9: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR 3.3V




FIGURE 1-10: VCC AND NRES VERSUS VS (RAMP-UP) FOR 5V





FIGURE 1-11: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR 5V



The graphs are only valid if the VS ramp-up and ramp-down time is much slower than the VCC ramp-up time t_{VCC} and the NRES delay time t_{reset} .

If during Sleep mode the voltage level of V_{VS} drops below the undervoltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the operation mode is

not changed and no wake-up is possible. Only if the supply voltage on pin VS drops below the VS operation threshold $V_{VS_th_U_down}$ (typically 2.05V), does the IC switch to Unpowered mode.

If during Silent mode the VCC voltage drops below the VCC undervoltage threshold $V_{VCC_th_uv_down}$ the IC switches into Fail-Safe mode. If the supply voltage on pin VS drops below the VS operation threshold $V_{VS_th_U_down}$ (typically 2.05V), does the IC switch to Unpowered mode.

If during Normal mode the voltage level on pin VS drops below the VS undervoltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the IC switches to Fail-Safe mode. This means the LIN transceiver and the dual low side drivers are disabled in order to avoid malfunctions or false bus messages. The voltage regulator remains active.


- For **ATA663331**: In this undervoltage situation it is possible to switch the device into Sleep mode or Silent mode by a falling edge at the EN input. This feature ensures that switching into these two current saving modes is always possible, allowing current consumption to be even further reduced. When the VCC voltage drops below the VCC undervoltage threshold $V_{VCC_th_uv_down}$ (typically 2.6V) the IC switches into Fail-Safe mode.
- For **ATA663354**: Because of the VCC undervoltage condition in this situation, the IC is in Fail-Safe mode and can be switched into Sleep mode only. Only when the supply voltage V_{VS} drops below the operation threshold $V_{VS_th_U_down}$ (typically 2.05V) does the IC switch into Unpowered mode.

The current consumption of the ATA6633XX in Silent mode or in Fail-Safe mode is always below 170 μ A, even when the supply voltage V_{VS} is lower than the regulator's nominal output voltage V_{VCC} .

ATA663331/54

1.5 Voltage Regulator

FIGURE 1-12: VOLTAGE REGULATOR: SUPPLY VOLTAGE RAMP-UP AND RAMP-DOWN




The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use a MLC capacitor with a minimum capacitance of 3.5 μ F together with a 100 nF ceramic capacitor. Depending on the application, the values of these capacitors can be modified by the customer.

When the ATA6633XX is being soldered onto the PCB, it is mandatory to connect the exposed thermal pad with a wide GND plate on the printed board to achieve a good heat sink.

The main power dissipation of the IC is created from the VCC output current I_{VCC} , which is needed for the application. Figure 1-13 shows the safe operating area of the ATA6633XX without considering any output current of the drivers (LS1out, LS2out, HSout).

FIGURE 1-13: POWER DISSIPATION: SAFE OPERATING AREA: REGULATOR'S OUTPUT CURRENT I_{VCC} VERSUS SUPPLY VOLTAGE V_{VS} AT DIFFERENT AMBIENT TEMPERATURES ($R_{thJA} = 45K/W$ ASSUMED)



1.6 Pin Descriptions

The descriptions of the pins are listed in [Table 1-4](#).

TABLE 1-4: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1	RXD	Receive data output.
2	EN	Enables Normal mode if the input is high.
3	NRES	VCC undervoltage output, open drain, low at reset.
4	TXD	Transmit data input.
5	WKout	Low-voltage output to indicate local wake-up request.
6	LS1in	Low side 1 control input.
7	LS2in	Low side 2 control input.
8	HSin	High side control input.
9	HSout	High side output.
10	LS2out	Low side 2 output.
11	LS1out	Low side 1 output.
12	WKin	High-voltage input for local wake-up request.
13	GND	Ground.
14	LIN	LIN bus line input/output.
15	VS	Supply voltage.
16	VCC	Output voltage regulator 3.3V/5V/85 mA.
EP	EP	Exposed Thermal Pad (GND).

1.6.1 BUS DATA OUTPUT PIN (RXD)

In Normal mode, this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is reported by a high level at RXD; LIN low (dominant state) is reported by a low level at RXD. The output is a push-pull stage switching between VCC and GND. The AC characteristics are measured with an external load capacitor of 20 pF.

In Silent mode, the RXD output switches to high.

1.6.2 ENABLE INPUT PIN (EN)

The enable input pin controls the operation mode of the device. If EN is high, the circuit is in Normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V/5V/85 mA output capability.

If EN is switched to low while TXD is still high, the device is forced into Silent mode. No data transmission is then possible and the current consumption is reduced to $I_{V_{SSilent}}$ typically 47 μ A. The VCC regulator maintains full functionality.

If EN is switched to low while TXD is low, the device is forced into Sleep mode. No data transmission is possible and the voltage regulator is switched off.

Pin EN provides a pull down resistor to force the transceiver into Recessive mode if EN is disconnected.

1.6.3 UNDERVOLTAGE RESET OUTPUT PIN (NRES)

If the V_{VCC} voltage falls below the undervoltage detection threshold $V_{VCC_{th_{uv_down}}}$, NRES switches to low after t_{res_f} . Even if $V_{VCC} = 0V$ the NRES stays low because it is internally driven from the VS voltage. If VS voltage ramps down, NRES stays low until $V_{VS} < 1.5V$ and then becomes high-impedant.

The undervoltage delay implemented keeps NRES low for $t_{Reset} = 4$ ms after V_{VCC} reaches its nominal value.

1.6.4 BUS DATA INPUT/OUTPUT (TXD)

In Normal mode, the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull up resistor), the LIN output transistor is turned off and the bus is in the recessive state. If the TXD pin stays at GND level while switching into Normal mode, it must be pulled to high level longer than 10 μ s before the LIN driver can be activated. This feature prevents the bus line from being unintentionally driven to dominant state after Normal mode has been activated (also if a short circuit occurs at TXD to GND). If TXD is short circuited to GND, it is possible to switch to Sleep mode via the EN pin after $t > t_{dom}$.

In Fail-Safe mode, this pin is used as an output and signals the fail-safe source.

ATA663331/54

An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than $t_{dom} > 20$ ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (> 10 μ s).

1.6.5 WAKE OUTPUT PIN (WKout)

The WKout pin is a low-voltage output used for waking up a microcontroller or other device. It is a push-pull output stage switching between VCC and GND. It is directly controlled by the WKin pin. If $V_{WKin} \geq V_{WKinH}$, WKout is low and no wake-up is detected. If $V_{WKin} < V_{WKinL}$, WKout is high and the device is switched into Fail-Safe mode if it was previously in a low power mode such as Sleep or Silent mode. Please note that during Silent, Fail-Safe and Normal mode, the output pin WKout is always showing the state of pin WKin.

If a local wake-up is not needed in the application, the WKout pin can be left open.

1.6.6 LOW-SIDE DRIVER PINS (LS1out, LS2out, LS1in, LS2in)

LS1out and LS2out are the low side driver outputs. They are only functional in Normal mode (See [Section 1.2 “Operating Modes”](#)). These outputs are both short circuit protected by means of output voltage monitoring and protected against overheating. They additionally include an active clamping circuitry to provide a freewheeling path needed for inductive loads. The clamping voltage $V_{LSclamp}$ is typically > 44 V. Please note that an upper energy limit is defined both for single and for repetitive clamping events. This must be considered when choosing the load, because

overheating caused by excessive clamping energy is not covered by the output protection and may therefore cause damage to the device.


If the LS1in pin or the LS2in pin stay at GND level while switching into Normal mode, it must be pulled to high level longer than 10 μ s before the low side driver can be activated. This feature prevents the low side drivers (LS1out pin or LS2out pin respectively) from being unintentionally switched on after Normal mode has been activated. To reactivate the low side drivers, switch LS1in or LS2in to high (> 10 μ s).

A disconnection of VS where the low sides are still supplied by VBAT through a load does not have any impact on the clamping feature. That is, voltages above the minimum clamping voltage level $V_{LSclamp}$ activate the energy freewheeling path within the low side transistor.

The low-side switches are controlled via the low-voltage input pins LS1in and LS2in. If the inputs are at high and the IC is in Normal mode (for example EN is high and there is no undervoltage supply condition), the outputs are switched on. For fail-safe reasons, both inputs are equipped with a pull-down resistor to GND. This will keep the low-side switches off in case of a missing connection from the controller.

If an overload condition is detected, the appropriate driver stage is shut down. The protective shutdown of the low side outputs is latched. That is, the corresponding control line LSxin has to go to low first before the output can be restarted again. Because the short circuit detection is done by means of drain-to-source voltage monitoring, the switch on event of the transistor is blanked out from the monitoring, so that a capacitor connected to the low-side output does not trigger the protection circuit upon activation of the transistor. See [Figure 1-14](#).

FIGURE 1-14: SHORT CIRCUIT DETECTION TIMING



As can be seen in [Figure 1-14](#), the output transistor is not switched on again until the control pin LSxin is switched off and on again by the microcontroller. The short circuit monitor is only enabled after the transistor reaches full conductivity. That is why the SC monitor line does not show any signal on the first and the last switching on event in [Figure 1-14](#). Without a short present at the output, the transistor takes much more time to establish its operation point than if there is a short present.

1.6.7 HIGH-SIDE DRIVER PINS (HSOUT, HSIN)

This high-side switch is designed for low power loads such as LEDs, sensors or a voltage divider for measuring the supply voltage. It is functional in all operation modes of the chip but Sleep mode. Its structure is connected to the VS supply pin. This pin is protected against short circuits and also overheating.

The high-side switch is controlled via the low-voltage input pin HSin. If the input is at high, the output is switched on. For fail-safe reasons, the HSin input is equipped with a pull down resistor to GND. This keeps the high side switch off in case of a missing connection from the controller.

Please note that in case of a disconnected system ground, the module can be supplied via the connected load on the high-side output and an internal ESD structure. This is the case if the load has a different ground connection than the PCB. See [Section “Absolute Maximum Ratings†”](#) for current limits in such cases.

As is the case with low-side switches, the protective shutdown of the high-side output is debounced and latched. In other words, after a protective shutdown of the driver stage, the control line HSin has to go to low first before the output can be restarted.

1.6.8 WAKE INPUT PIN (WKin)

The WKin pin is a high-voltage input used to wake-up the device from Sleep mode or Silent mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source with typically 10 μA is implemented. The voltage threshold for a wake-up signal is typically 2V below the VS voltage. If a local wake-up is not needed in the application, the WKin pin can be connected directly to the VS pin.

1.6.9 GROUND PIN (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It can handle ground shifts of up to 11.5% with respect to V_{VS} .

1.6.10 BUS PIN (LIN)

A low-side driver is implemented with internal current limitation and thermal shutdown as well as an internal pull up resistor in compliance with LIN specification 2.x. The voltage range is from -27V to $+40\text{V}$. This pin exhibits no reverse current from the LIN bus to VS, even in the event of a GND shift or supply disconnection. The LIN receiver thresholds are compatible with the LIN protocol specification.

The fall time (transition from recessive to dominant state) and the rise time (transition from dominant to recessive state) are slope-controlled.

During a short circuit at the LIN pin to VBAT, the output limits the output current to $I_{\text{BUS_LIM}}$. Due to the power dissipation, the chip temperature exceeds T_{LINoff} and the LIN output is switched off. The chip cools down and after a hysteresis of T_{hys} , switches the output on again. RXD stays on high because LIN is high. The VCC regulator works independently during LIN overtemperature switch off.

During a short circuit from LIN to GND the IC can be switched into Sleep or Silent mode and even in this case the current consumption is lower than 100 μA in Sleep mode and lower than 120 μA in Silent mode. If the short circuit disappears, the IC starts with a remote wake-up.

The reverse current is $< 2 \mu\text{A}$ at pin LIN during loss of V_{VS} . This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.

1.6.11 SUPPLY PIN (VS)

LIN operating voltage is $V_{VS} = 5\text{V}$ to 28V . In order to avoid false bus messages, undervoltage detection is implemented to disable transmission if V_{VS} falls below typically 4.5V. After switching on V_{VS} , the IC starts in Fail-Safe mode and the voltage regulator is switched on.

The supply current in Sleep mode is typically 10 μA and 47 μA in Silent mode.

1.6.12 VOLTAGE REGULATOR OUTPUT PIN (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads up to 85 mA, supplying the microcontroller and other ICs on the PCB, and is protected against overload by means of current limitation and overtemperature shutdown. Furthermore, the output voltage is monitored and causes a reset signal at the NRES output pin if it drops below a defined threshold $V_{\text{VCC_th_uv_down}}$.

2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Supply Voltage V_{VS}	
DC Voltage	-0.3V to +40V
$T_{amb} = 25^{\circ}\text{C}$, $t_{Pulse} \leq 500\text{ ms}$, $I_{VCC} \leq 85\text{ mA}$	-0.3V to +43.5V
$T_{amb} = 25^{\circ}\text{C}$, $t_{Pulse} \leq 2\text{min}$, $I_{VCC} \leq 85\text{ mA}$	-0.3V to +28V
Logic Pin Voltage Levels (TXD, EN, HSin, LS1in, LS2in, NRES), V_{LOGIC}	-0.3V to +5.5V
LIN Bus Levels V_{LIN} :	
DC Voltage	-27V to +40V
Pulse Time < 500 ms	-27V to +43.5V
V_{VCC} :	
DC Voltage	-0.3V to +5.5V
DC Input Current, I_{VCC}	-0.3mA to +200 mA
Logic Level Pins Injection Currents, $t_{Pulse} \leq 2\text{min}$, I_{LOGIC}	-5 mA to +5 mA
HSout	
DC Voltage, V_{HSout}	-0.3V to $V_{VS} + 0.3V$
DC Output Current, I_{HSout}	-50 mA
DC Current Injection Levels, $V_{HSout} < 0V$, $V_{HSout} > V_{VS}$, I_{HSout}	-20 mA to +10 mA
LS1out and LS2out	
DC Voltage, V_{LSout}	-0.3V to $V_{VS} + 42.5V$
DC Output Current, I_{LSout}	-0.3mA to +250 mA
LS1out and LS2out Clamping Energies	
Single Event, E_{AS}	+10 mJ
Repetitive ($f \leq 5\text{ Hz}$), E_{AR}	+2 mJ
WKin Voltage Levels:	
DC Voltage, V_{WKin}	-0.3V to +40V
Transient Voltage ⁽¹⁾ , V_{WKin}	-150V to +100V
ESD ⁽²⁾ Pin VS, WKin and LIN to GND (WKin with external circuitry according to applications diagram)	$\pm 6\text{ kV}$
ESD ⁽³⁾ Pin HSout (100 Ω Series Resistor, 22 nF to GND) to GND	$\pm 6\text{ kV}$
ESD HBM Following STM5.1 with 1.5 k Ω /100 pF:	
Pin VS, LIN, HSout to GND	$\pm 6\text{ kV}$
Pin WKin to GND	$\pm 5\text{ kV}$
Component Level ESD (HBM acc. ANSI/ESD STM5.1), JESD22-A114, AEC-Q100 (002)	$\pm 3\text{ kV}$
CDM ESD STM 5.3.1	$\pm 750\text{ V}$
ESD Machine Model AEC-Q100-RevF(003)	$\pm 200\text{ V}$
Virtual Junction Temperature, T_{VJ}	-40 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$
Storage Temperature, T_{stg}	-55 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

‡ **Notice:** The device is not ensured to function outside its operating ratings.

Note 1: According to ISO7637 (coupling 1 nF), with 2 x 1.3 K Ω .

2: According to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2.

3: According to ISO10605, with 330 pF/330 Ω .

ATA663331/54

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
1	VS Pin						
1.1	Nominal DC Voltage Range	V_{VS}	5	13.5	28	V	
1.2	Supply Current in Sleep Mode	$I_{VSSleep}$	5	10	15	μA	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$, $T = 27^{\circ}C$ (Note 1)
		$I_{VSSleep}$	3	11	18	μA	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$
		$I_{VSSleep_short}$	20	50	100	μA	Sleep mode $V_{LIN} = 0V$ Bus shorted to GND $V_{VS} < 14V$
1.3	Supply Current in Silent Mode	$I_{VSSilent}$	30	47	58	μA	Bus recessive $5.5V < V_{VS} < 14V$, all drivers off without load at VCC, $T = 27^{\circ}C$ (Note 1)
		$I_{VSSilent}$	30	50	64	μA	Bus recessive $5.5V < V_{VS} < 14V$, all drivers off without load at VCC
		$I_{VSSilent}$	50	130	170	μA	Bus recessive $2V < V_{VS} < 5.5V$, all drivers off without load at VCC
		$I_{VSSilent_short}$	50	80	120	μA	Silent mode $5.5V < V_{VS} < 14V$, all drivers off Bus shorted to GND without load at VCC
1.4	Supply Current in Normal Mode	I_{VSrec}	150	230	300	μA	Bus recessive $V_{VS} < 14V$, all drivers off without load at VCC
1.5	Supply Current in Normal Mode	I_{VSdom}	200	700	950	μA	Bus dominant (internal LIN pull up resistor active) $V_{VS} < 14V$ without load at VCC
1.6	Supply current in Fail-Safe Mode	I_{VSfail}	40	55	80	μA	Bus recessive $5.5V < V_{VS} < 14V$, all drivers off without load at VCC
		$I_{VSSilent}$	50	130	170	μA	Bus recessive $2V < V_{VS} < 5.5V$, all drivers off without load at VCC
1.7	VS Undervoltage Threshold (Switching from Normal to Fail-Safe Mode)	$V_{VS_th_N_F_down}$	3.9	4.3	4.7	V	Decreasing supply voltage
		$V_{VS_th_F_N_up}$	4.1	4.6	4.9	V	Increasing supply voltage
1.8	VS Undervoltage Hysteresis	$V_{VS_hys_F_N}$	0.1	0.25	0.4	V	
1.9	VS Operation Threshold (Switching to Unpowered Mode)	$V_{VS_th_U_down}$	1.9	2.05	2.3	V	Switch to Unpowered mode
		$V_{VS_th_U_F_up}$	2.0	2.25	2.4	V	Switch from Unpowered to Fail-Safe mode

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
1.10	VS Undervoltage Hysteresis	$V_{VS_hys_U}$	0.1	0.2	0.3	V	
2	RXD Output Pin						
2.1	Low-Level Output Sink Capability	V_{RXDL}	—	0.2	0.4	V	Normal mode, $V_{LIN} = 0V$, $I_{RXD} = 2\text{ mA}$
2.2	High-Level Output Source Capability	V_{RXDH}	$V_{VCC} - 0.4V$	$V_{VCC} - 0.2V$	—	V	Normal mode $V_{LIN} = V_{VS}$, $I_{RXD} = -2\text{ mA}$
3	TXD Input/Output Pin						
3.1	Low-Level Voltage Input	V_{TXDL}	-0.3	—	+0.8	V	
3.2	High-Level Voltage Input	V_{TXDH}	2	—	$V_{VCC} + 0.3V$	V	
3.3	Pull-Up Resistor	R_{TXD}	40	70	100	k Ω	$V_{TXD} = 0V$
3.4	High-Level Leakage Current	I_{TXD}	-3	—	+3	μA	$V_{TXD} = V_{VCC}$
3.7	Low-Level Output Sink Current at LIN Wake-Up Request	I_{TXD}	2	2.5	8	mA	Fail-Safe mode $V_{LIN} = V_{VS}$, $V_{WAKE} = 0V$ $V_{TXD} = 0.4V$
4	EN Input Pin						
4.1	Low-Level Voltage Input	V_{ENL}	-0.3	—	+0.8	V	
4.2	High-Level Voltage Input	V_{ENH}	2	—	$V_{VCC} + 0.3V$	V	
4.3	Pull-Down Resistor	R_{EN}	50	125	200	k Ω	$V_{EN} = V_{VCC}$
4.4	Low-Level Input Current	I_{EN}	-3	—	+3	μA	$V_{EN} = 0V$
5	NRES Open Drain Output Pin						
5.1	Low-Level Output Voltage	V_{NRESL}	—	0.2	0.4	V	$V_{VS} \geq 5.5V$ $I_{NRES} = 2\text{ mA}$
5.2	Undervoltage Reset Time	t_{Reset}	2	4	6	ms	$V_{VS} \geq 5.5V$ $C_{NRES} = 20\text{ pF}$
5.3	Reset Debounce Time for Falling Edge	t_{res_f}	0.5	—	10	μs	$V_{VS} \geq 5.5V$ $C_{NRES} = 20\text{ pF}$
5.4	Switch Off Leakage Current	I_{NRES_L}	-3	—	+3	μA	$V_{NRES} = 5.5V$
6	VCC Voltage Regulator ATA663331						
6.1	Output Voltage VCC	V_{VCCnor}	3.234	—	3.366	V	$4V < V_{VS} < 18V$ (0 mA to 50 mA)
		V_{VCCnor}	3.234	—	3.366	V	$4.5V < V_{VS} < 18V$ (0 mA to 85 mA) (Note 2)
6.2	Output Voltage V_{VCC} at Low V_{VS}	V_{VCClow}	$V_{VS} - V_D$	—	3.366	V	$3V < V_{VS} < 4V$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

ATA663331/54

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
6.3	Regulator Drop Voltage	V_{D1}	—	100	150	mV	$V_{VS} > 3V$, $I_{VCC} = -15\text{ mA}$
6.4	Regulator Drop Voltage	V_{D2}	—	300	500	mV	$V_{VS} > 3V$, $I_{VCC} = -50\text{ mA}$
6.5	Line Regulation Maximum	VCC_{line}	—	0.1	0.2	%	$4V < V_{VS} < 18V$
6.6	Load Regulation Maximum	VCC_{load}	—	0.1	0.5	%	$5\text{ mA} < I_{VCC} < 50\text{ mA}$
6.7	Output Current Limitation	I_{VCClim}	—	-180	-120	mA	$V_{VS} > 4V$
6.8	Load Capacity	C_{load}	3.5	4.7	—	μF	MLC capacitor (Note 3)
6.9	VCC Undervoltage Threshold (NRES ON)	$V_{VCC_th_uv_down}$	2.3	2.6	2.8	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES OFF)	$V_{VCC_th_uv_up}$	2.4	2.7	2.9	V	Referred to VCC $V_{VS} > 4V$
6.10	Hysteresis of VCC Undervoltage Threshold	$V_{VCC_hys_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 4V$
6.11	Ramp-Up time $V_{VS} > 4V$ to $V_{VCC} = 3.3V$	t_{VCC}	—	1	1.5	ms	$C_{VCC} = 4.7\ \mu\text{F}$ $I_{load} = -5\text{ mA}$ at VCC
7	VCC Voltage Regulator ATA663354						
7.1	Output Voltage VCC	V_{VCCnor}	4.9	—	5.1	V	$5.5V < V_{VS} < 18V$ (0 mA to 50 mA)
		V_{VCCnor}	4.9	—	5.1	V	$6V < V_{VS} < 18V$ (0 mA to 85 mA) (Note 2)
7.2	Output Voltage V_{VCC} at Low V_{VS}	V_{VCClow}	$V_{VS} - V_D$	—	5.1	V	$4V < V_{VS} < 5.5V$
7.3	Regulator Drop Voltage	V_{D1}	—	100	200	mV	$V_{VS} > 4V$, $I_{VCC} = -20\text{ mA}$
7.4	Regulator Drop Voltage	V_{D2}	—	300	500	mV	$V_{VS} > 4V$, $I_{VCC} = -50\text{ mA}$
7.5	Regulator Drop Voltage	V_{D3}	—	—	150	mV	$V_{VS} > 3.3V$, $I_{VCC} = -15\text{ mA}$
7.6	Line Regulation Maximum	VCC_{line}	—	0.1	0.2	%	$5.5V < V_{VS} < 18V$
7.7	Load Regulation Maximum	VCC_{load}	—	0.1	0.5	%	$5\text{ mA} < I_{VCC} < 50\text{ mA}$
7.8	Output Current Limitation	I_{VCClim}	—	-180	-120	mA	$V_{VS} > 5.5V$
7.9	Load Capacity	C_{load}	3.5	4.7	—	μF	MLC capacitor (Note 3)

Note 1: 100% correlation tested.

Note 2: Characterized on samples.

Note 3: Design parameter.

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
7.10	VCC Undervoltage Threshold (NRES ON)	$V_{VCC_th_uv_down}$	4.2	4.4	4.6	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES OFF)	$V_{VCC_hys_uv}$	4.3	4.6	4.8	V	Referred to VCC $V_{VS} > 4V$
7.11	Hysteresis of Undervoltage Threshold	$V_{VCC_hys_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 5.5V$
7.12	Ramp-Up Time $V_{VS} > 5.5V$ to $V_{VCC} = 5V$	t_{VCC}	—	1	1.5	ms	$C_{VCC} = 4.7 \mu F$ $I_{load} = -5 \text{ mA at VCC}$
8	LIN Bus Driver: Bus Load Conditions: Load 1 (Small): 1 nF, 1 kΩ; Load 2 (Large): 10 nF, 500Ω; $C_{RXD} = 20 \text{ pF}$, Load 3 (Medium): 6.8 nF, 660Ω characterized on samples 10.7 and 10.8 specifies the timing parameters for proper operation at 20 kBit/s and 10.9 kBit/s and 10.10 kBit/s at 10.4 kBit/s						
8.1	Driver Recessive Output Voltage	V_{BUSrec}	0.9 * V_{VS}	—	V_{VS}	V	Load1/Load2
8.2	Driver Dominant Voltage	V_{LoSUP}	—	—	1.2	V	$V_{VS} = 7V$ $R_{load} = 500\Omega$
8.3	Driver Dominant Voltage	V_{HiSUP}	—	—	2	V	$V_{VS} = 18V$ $R_{load} = 500\Omega$
8.4	Driver Dominant Voltage	V_{LoSUP_1k}	0.6	—	—	V	$V_{VS} = 7V$ $R_{load} = 1000\Omega$
8.5	Driver Dominant Voltage	V_{HiSUP_1k}	0.8	—	—	V	$V_{VS} = 18V$ $R_{load} = 1000\Omega$
8.6	Pull-Up Resistor to V_{VS}	R_{LIN}	20	30	47	k Ω	The serial diode is mandatory
8.7	Voltage Drop at the Serial Diodes	$V_{SerDiode}$	0.4	—	1.0	V	In pull up path with R_{slave} $I_{SerDiode} = 10 \text{ mA}$ (Note 3)
8.8	LIN Current Limitation $V_{BUS} = V_{Bat_max}$	I_{BUS_LIM}	40	120	200	mA	
8.9	Input Leakage Current at the Receiver Including Pull-Up Resistor as Specified	$I_{BUS_PAS_dom}$	-1	-0.35	—	mA	Input leakage current Driver off $V_{BUS} = 0V$ $V_{VS} = 12V$
8.10	Leakage Current LIN Recessive	$I_{BUS_PAS_rec}$	—	10	20	μA	Driver off $8V < V_{VS} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \geq V_{VS}$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

ATA663331/54

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
8.11	Leakage Current when Control Unit Disconnected from Ground. Loss of local ground must not affect communication in the residual network.	$I_{BUS_NO_gnd}$	-10	+0.5	+10	μA	$GND_{Device} = V_{VS}$ $V_{VS} = 12V$ $0V < V_{BUS} < 18V$
8.12	Leakage Current at Disconnected Battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	$I_{BUS_NO_bat}$	—	0.1	2	μA	V_{VS} disconnected $V_{SUP_Device} = GND$ $0V < V_{BUS} < 18V$
8.13	Capacitance on pin LIN to GND	C_{LIN}	—	—	20	pF	Note 3
9 LIN Bus Receiver							
9.1	Center of Receiver Threshold	V_{BUS_CNT}	$0.475 * V_{VS}$	$0.5 * V_{VS}$	$0.525 * V_{VS}$	V	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$
9.2	Receiver Dominant State	V_{BUSdom}	-27	—	$0.4 * V_{VS}$	V	$V_{EN} = 5V/3.3V$
9.3	Receiver Recessive State	V_{BUSrec}	$0.6 * V_{VS}$	—	40	V	$V_{EN} = 5V/3.3V$
9.4	Receiver Input Hysteresis	V_{BUShys}	$0.028 * V_{VS}$	$0.1 * V_{VS}$	$0.175 * V_{VS}$	V	$V_{hys} = V_{th_rec} - V_{th_dom}$
9.5	Pre-Wake Detection LIN High Level Input Voltage	V_{LINH}	$V_{VS} - 2V$	—	$V_{VS} + 0.3V$	V	
9.6	Pre-Wake Detection LIN Low Level Input Voltage	V_{LINL}	-27	—	$V_{VS} - 0.3V$	V	Activates the LIN receiver
10 Internal Timers							
10.1	Dominant Time for Wake-Up via LIN Bus	t_{bus}	50	100	150	μs	$V_{LIN} = 0V$
10.2	Time Delay for Mode Change from Fail-Safe mode to Normal Mode via the EN Pin	t_{norm}	5	15	20	μs	$V_{EN} = 5V/3.3V$
10.3	Time Delay for Mode Change from Normal Mode to Sleep Mode via the EN Pin	t_{sleep}	5	15	20	μs	$V_{EN} = 0V$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
10.4	TXD Dominant Time-Out Time	t_{dom}	20	40	60	ms	$V_{TXD} = 0V$
10.6	Time Delay for Mode Change from Silent Mode to Normal Mode via the EN Pin	t_{s_n}	5	15	40	μs	$V_{EN} = 5V/3.3V$
10.7	Duty Cycle 1	D1	0.396	—	—	—	$TH_{Rec(max)} = 0.744 * V_{VS}$ $TH_{Dom(max)} = 0.581 * V_{VS}$ $V_{VS} = 7.0V \text{ to } 18V$ $t_{Bit} = 50 \mu s$ $D1 = t_{bus_rec(min)}/(2 * t_{Bit})$
10.8	Duty Cycle 2	D2	—	—	0.581	—	$TH_{Rec(min)} = 0.422 * V_{VS}$ $TH_{Dom(min)} = 0.284 * V_{VS}$ $V_{VS} = 7.6V \text{ to } 18V$ $t_{Bit} = 50 \mu s$ $D2 = t_{bus_rec(max)}/(2 * t_{Bit})$
10.9	Duty Cycle 3	D3	0.417	—	—	—	$TH_{Rec(max)} = 0.778 * V_{VS}$ $TH_{Dom(max)} = 0.616 * V_{VS}$ $V_{VS} = 7.0V \text{ to } 18V$ $t_{Bit} = 96 \mu s$ $D3 = t_{bus_rec(min)}/(2 * t_{Bit})$
10.10	Duty Cycle 4	D4	—	—	0.590	—	$T_{HRec(min)} = 0.389 * V_{VS}$ $T_{HDom(min)} = 0.251 * V_{VS}$ $V_{VS} = 7.6V \text{ to } 18V$ $t_{Bit} = 96 \mu s$ $D4 = t_{bus_rec(max)}/(2 * t_{Bit})$
10.11	Slope Time Falling and Rising Edge at LIN	t_{SLOPE_fall} t_{SLOPE_rise}	3.5	—	22.5	μs	$V_{VS} = 7.0V \text{ to } 18V$
10.12	TXD Release Time after Dominant Time-Out Detection	t_{DToRel}	10	—	20	μs	Note 1
11	Receiver Electrical AC Parameters of the LIN Physical Layer LIN Receiver, RXD Load Conditions: $C_{RXD} = 20 \text{ pF}$						
11.1	Propagation Delay of Receiver	t_{rx_pd}	—	—	6	μs	$V_{VS} = 7V \text{ to } 18V$ $t_{rx_pd} = \max(t_{rx_pdr}, t_{rx_pdf})$
11.2	Symmetry of Receiver Propagation Delay Rising Edge Minus Falling Edge	t_{rx_sym}	-2	—	+2	μs	$V_{VS} = 7V \text{ to } 18V$ $t_{rx_sym} = t_{rx_pdr} - t_{rx_pdf}$
12	WKin Pin						
12.1	High-Level Input Voltage	V_{WKinH}	$V_{VS} - 1V$	—	$V_{VS} + 0.3V$	V	
12.2	Low-Level Input Voltage	V_{WKinL}	-1	—	$V_{VS} - 3.3V$	V	Initializes a wake-up signal
12.3	WKin Pull-Up Current	I_{WKin}	-30	-10	-3	μA	$V_{VS} < 28V$, $V_{WKin} = 0V$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

ATA663331/54

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
12.4	High-Level Leakage Current	I_{WKinL}	-5	—	+5	μA	$V_{VS} = 28V$, $V_{WKin} = 28V$
12.5	Debounce Time of Low Pulse for Wake-Up via WKin Pin	t_{WKin}	50	100	150	μs	$V_{WKin} = 0V$
13 WKout Pin							
13.1	Low-Level Output Sink Capability	V_{WKoutL}		0.2	0.4	V	$V_{WKin} = V_{VS}$ $I_{WKout} = 2\text{ mA}$
13.2	High-Level Output Source Capability	V_{WKoutH}	$V_{VCC} - 0.4V$	$V_{VCC} - 0.2V$	—	V	$V_{WKin} = 0V$ $I_{WKout} = -2\text{ mA}$
14 LS1out, LS2out Pins							
14.1	Output Drain-to-Source on Resistance	$R_{DSon,LS}$	—	—	3	Ω	$I_{LSout} = 100\text{ mA}$
14.2	Leakage Current	I_{LSleak}	—	—	10		$-0.2V < V_{LSout} < 40V$
14.3	Active Clamping Voltage	$V_{LSclamp}$	43	44	48	V	$I_{LSout} = 20\text{mA}$
14.4	Short Circuit Detection Threshold	$V_{SCth,LS}$	1.25	1.5	1.75	V	$5.5V < V_{VS} < 28V$
14.9	Switch On Slope (Fall Time)	$t_{LSslope,fall}$	5	—	20	μs	$V_{VS} = 16V$ $R_{load} = 100\Omega$ $C_{load} = 1\text{ nF}$ transition from 80% down to 20% of V_{VS}
14.10	Switch Off Slope (Rise Time)	$t_{LSslope,rise}$	5	—	20	μs	$V_{VS} = 16V$ $R_{load} = 100\Omega$ $C_{load} = 1\text{ nF}$ transition from 20% to 80% of V_{VS}
14.11	Switch On Delay	t_{LSdel}	5	—	30	μs	$V_{VS} = 16V$ $R_{load} = 100\Omega$ $C_{load} = 1\text{ nF}$ time from $LSin = \text{high}$ to $V_{LSout} = 50\%$ of V_{VS}
14.12	Switch Off Delay	t_{LSdel}	20	—	50	μs	$V_{VS} = 16V$ $R_{load} = 100\Omega$ $C_{load} = 1\text{ nF}$ time from $LSin = \text{low}$ to $V_{LSout} = 50\%$ of V_{VS}
14.13	Short Circuit Detection Debouncing Time	t_{LSdeb}	2	3.75	10	μs	Note 1

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
15 LS1in, LS2in Pins							
15.1	Low-Level Voltage Input	V_{LSin_L}	-0.3	—	$0.3V_{VC}$	V	
15.2	High-Level Voltage Input	V_{LSin_H}	$0.7V_{VC}$	—	$V_{VCC} + 0.3$	V	
15.3	Pull-Down Resistor	R_{LSin}	50	100	150	k Ω	$V_{LSin} = V_{VCC}$
15.4	Low-Level Input Current	I_{LSin}	-1	—	+1	μA	$V_{LSin} = 0V$
15.5	Maximum Switching Frequency	$f_{LSin,max}$	1	—	—	kHz	$R_{Load,LSxout} \geq 100\Omega$ $L_{Load,LSxout} \leq 1\text{ mH}$ (Note 3)
16 HSout pin							
16.1	Output Drain-to-Source on Resistance	$R_{Dson,HS}$	—	—	20	Ω	$I_{HSout} = -20\text{ mA}$
16.2	Leakage Current	$I_{leak,HS}$	—	—	2	μA	$-0.2V < V_{HSout} < V_{VS} + 0.2V$
16.5	Switch Off Slope (Fall Time)	$t_{HSslope,fall}$	0.5	—	5	μs	$V_{VS} = 16V$ $R_{load} = 560\Omega$ $C_{load} = 1\text{ nF}$ transition from 80% down to 20% of V_{VS}
16.6	Switch On Slope (Rise Time)	$t_{HSslope,rise}$	0.5	—	5	μs	$V_{VS} = 16V$ $R_{load} = 560\Omega$ $C_{load} = 1\text{ nF}$ transition from 20% to 80% of V_{VS}
16.7	Switch On Delay	t_{HSdel}	3	—	20	μs	$V_{VS} = 16V$ $R_{load} = 560\Omega$ $C_{load} = 1\text{ nF}$ time from $HSin = HIGH$ to $V_{HSout} = 50\%$ of V_{VS}
16.8	Switch Off Delay	t_{HSdel}	3	—	20	μs	$V_{VS} = 16V$ $R_{load} = 560\Omega$ $C_{load} = 1\text{ nF}$ time from $HSin = LOW$ to $V_{HSout} = 50\%$ of V_{VS}
16.9	Short Circuit Detection Threshold	V_{Scth_HS}	$V_{VS} - 6V$	—	$V_{VS} - 2V$	V	
16.10	Short Circuit Deb. Time	t_{HS_deb}	2	—	10	μs	
17 HSin Pin							
17.1	Low-Level Voltage Input	V_{HSin_L}	-0.3	—	$0.3V_{VC}$	V	
17.2	High-Level Voltage Input	V_{HSin_H}	$0.7V_{VC}$	—	$V_{VCC} + 0.3$	V	
17.3	Pull-Down Resistor	R_{HSin}	50	100	150	k Ω	$V_{HSin} = V_{VCC}$

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.


ATA663331/54

Electrical Characteristics: $5V < V_{VS} < 28V$, $-40^{\circ}C < T_{VJ} < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
17.4	Low-Level Input Current	I_{HSin}	-1	—	+1	μA	$V_{HSin} = 0V$
17.5	Maximum Switching Frequency	$f_{HSin,max}$	5	—	—	kHz	$R_{Load} = 560\Omega$ (Note 3)

- Note 1:** 100% correlation tested.
Note 2: Characterized on samples.
Note 3: Design parameter.

FIGURE 2-1: DEFINITION OF BUS TIMING CHARACTERISTICS



TEMPERATURE SPECIFICATIONS



Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Thermal Resistance Virtual Junction to Exposed Thermal Pad	R_{thvJC}	—	+8	—	K/W	
Thermal Resistance Virtual Junction to Ambient, where Exposed Thermal Pad is Soldered to PCB According to JEDEC	R_{thvJA}	—	+45	—	K/W	
Thermal Shutdown of VCC Regulator	T_{VCCoff}	+150	+165	+180	$^{\circ}C$	
Thermal Shutdown of LIN Output	T_{LINoff}	+150	+165	+180	$^{\circ}C$	
Thermal Shutdown of Driver Stages	T_{DSoff}	+150	+165	+180	$^{\circ}C$	
Thermal Shutdown Hysteresis	T_{hys}	—	+10	—	$^{\circ}C$	

3.0 PACKAGING INFORMATION

3.1 Package Marking Information

16-Lead 3 x 5.5 mm VDFN

Example




Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.	

ATA663331/54

16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21363 Rev A Sheet 1 of 2

16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	16		
Pitch	e	0.65 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.035	0.05
Terminal Thickness	A3	0.203 REF		
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15
Overall Length	D	5.50 BSC		
Exposed Pad Length	D2	4.60	4.70	4.80
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.50	1.60	1.70
Wettable Flank Step Cut Width	E3	-	-	0.04
Terminal Width	b	0.25	0.30	0.35
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21363 Rev A Sheet 2 of 2

ATA663331/54

16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			4.80
Contact Pad Spacing	CH		0.25	
Exposed Pad 45° Corner Chamfer	C		3.00	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.80
Contact Pad to Center Pad (X16)	G	0.25		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23363 Rev A

APPENDIX A: REVISION HISTORY

Revision A (November 2017)

- Original Release of this Document.
- This Document Replaces Atmel - 9231A–AUTO–08/15.
- Updated the [Typical Application Circuit](#).
- Minor text updates.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	<u>[X]⁽¹⁾</u>	<u>X</u>	
Device	Package	Tape and Reel Option	Package Directives Classification	
Device: ATA663331: LIN System Basis Chip Including LIN Transceiver, 3.3V Voltage Regulator, Dual Low Side Driver and a High Side Switch ATA663354: LIN System Basis Chip Including LIN Transceiver, 5V Voltage Regulator, Dual Low Side Driver and a High Side Switch				Examples: a) ATA663331-GDQW: ATA663331, 16-Lead VDFN, Tape and Reel, Package according to RoHS b) ATA663354-GDQW: ATA663354, 16-Lead VDFN, Tape and Reel, Package according to RoHS Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 2: RoHS compliant, Maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (Cl) and less than 0.15% (1500 ppm) total Bromine (Br) and Chlorine (Cl) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Antimony (Sb) in any homogeneous material.
Package:	GD	=	16-Lead VDFN	
Tape and Reel Option:	Q	=	330 mm diameter Tape and Reel	
Package Directives Classification:	W	=	Package according to RoHS ⁽²⁾	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoC® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoC, KEELoC logo, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICTail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-2322-5



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820