

# AT9917

# Automotive LED Driver IC with High Current Accuracy

#### Features

- Switch Mode Controller for Boost, SEPIC and Buck Converters
- Closed-Loop Control of Output Current
- High PWM Dimming Ratio
- Internal 40V Linear Regulator
- Internal 3% Voltage Reference
- Constant Frequency Operation with Programmable Slope Compensation
- · Linear and PWM Dimming
- Programmable Jitter to Reduce EMI
- +/-1A MOSFET Gate Driver
- · Output Short-Circuit Protection
- Output Overvoltage Protection
- Programmable Hiccup Timer
- Soft Start
- Temperature Foldback with External NTC Resistor
- · AEC-Q100 Compliant

#### **Applications**


Automotive LED Driver Applications

#### **General Description**


The AT9917 is an advanced fixed frequency PWM IC designed to control single-switch, boost, SEPIC and buck LED drivers in a Constant Current mode. The controller uses a Peak Current-mode control scheme with programmable slope compensation and includes an internal transconductance amplifier to control the output current with high accuracy. The IC includes a +/-1A gate driver that makes the AT9917 suitable for high-power applications. An internal 40V linear regulator powers the IC, eliminating the need for a separate power supply for the device. The IC provides a Fault output, which can be used to disconnect the LEDs in case of a Fault condition (such as an alternator load dump in automobiles) using an external disconnect FET. The AT9917 also provides a TTL-compatible, low-frequency PWM dimming input that can accept an external control signal with a duty ratio of 0% to 100% and a frequency of up to several kilohertz. Temperature foldback of the output current is possible, using an external NTC resistor.

The AT9917-based LED driver is suited for automotive LED driver applications. The AT9917-based LED lamp drivers can achieve efficiencies in excess of 90% when buck or boost topologies are used.


#### Package Type



#### **Typical Application**



#### **Functional Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings†

| V <sub>IN</sub> to GND                                | –0.5V to +45V                     |
|---|-----------------------------------|
| PV <sub>DD</sub> , AV <sub>DD</sub> to GND            |                                   |
| GATE to GND   | –0.3V to (PV <sub>DD</sub> +0.3V) |
| All other pins to GND                                 |                                   |
| Continuous Power Dissipation (T <sub>A</sub> = +25°C) |                                   |
| Junction Temperature Range, T                         |                                   |
| Storage Temperature Range, T <sub>S</sub>             |                                   |

**†** Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

Electrical Specifications: Unless otherwise noted, specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = 12V, PV<sub>DD</sub> = AV<sub>DD</sub> EN = PWMD = AV<sub>DD</sub>, GATE = OPEN,  $C_{REF} = 0.1 \ \mu\text{F}$ ,  $C_{AVDD} = C_{PVDD} = 1 \ \mu\text{F}$ ,  $R_T = 200 \ k\Omega$ ,  $I_{T1} = I_{T2} = 100 \ \mu\text{A}$ . Parameter Sym. Min. Typ. Max. Unit Conditions INPUT Input DC Supply Voltage Range 5.3 40 V DC input voltage VINDC \_\_\_\_ 100 μA EN = 0.8V, PWMD = GND (Note 1) Shutdown Mode Supply Current IINDIS EN = 2V, GATE OPEN, Input Current when Enabled 2 mΑ IINEN PWMD = GND (Note 1) **INTERNAL REGULATOR** V<sub>IN</sub> = 6V–40V, GATE OPEN, 4.65 5.35 V PWMD = GND,  $I_{DD} = 0 \text{ mA} - 20 \text{ mA}$ Internally Regulated Voltage  $AV_{DD}$ 5 (Note 1) AV<sub>DD</sub> Undervoltage Lockout 4.25 4.85 V AV<sub>DD</sub> rising (Note 1) AV<sub>DDUV,R</sub> Upper Threshold AV<sub>DD</sub> Undervoltage Lockout **AAV**DDUV 250 mV AV<sub>DD</sub> falling Hysteresis **ENABLE INPUT** Enable Input Low Voltage 0.8 V Note 1 V<sub>EN(LO)</sub> Note 1 Enable Input High Voltage 2 V V<sub>EN(HI)</sub> \_\_\_\_ \_\_\_\_ Pull-Down Resistor at EN kΩ  $R_{EN}$ 100 REFERENCE **REF Pin Voltage** 1.210 1.250 1.290 V I<sub>RFF</sub> = 0 mA (Note 1) V<sub>REF</sub> REF Pin Voltage when Disabled mV V<sub>REF,DIS</sub> 0  $I_{REF} = 0 \text{ mA}, \text{ EN} = \text{GND}$ Load Regulation of Reference 2 0 mV  $I_{RFF} = 0 \text{ mA} - 1 \text{ mA}$  $\Delta V_{RFF}$ Voltage GATE C<sub>GATE</sub> = 4 nF, GATE Output Rise Time 20 35 ns T<sub>RISE</sub>  $V_{IN} = AV_{DD} = PV_{DD} = 5V$ C<sub>GATE</sub> = 4 nF, 20 35 GATE Output Fall Time T<sub>FALL</sub> ns  $V_{IN} = AV_{DD} = PV_{DD} = 5V$ % Maximum Duty Cycle 87 93 DMAX \_\_\_\_ Note 1

Note 1: Specifications apply over the full operating ambient temperature range of -40°C < T<sub>A</sub> < +125°C. Guaranteed by design and characterization.

2: Specifications are determined by characterization and are not 100% tested.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

| Burnita  | PEN, C <sub>REF</sub> = 0         | 1    | 1     |                  |      | i   |
|--|-----------------------------------|------|-------|------------------|------|---|
| Parameter  | Sym.                              | Min. | Тур.  | Max.             | Unit | Conditions  |
| PWM DIMMING                                      |                                   | T    | 1     |                  |      |   |
| PWMD Input Low Voltage                           | V <sub>PWMD(LO)</sub>             | —    |       | 0.8              | V    | Note 1  |
| PWMD Input High Voltage                          | V <sub>PWMD(HI)</sub>             | 2    | —     | —                | V    | Note 1  |
| PWMD Pull-Down Resistance                        | R <sub>PWMD</sub>                 | —    | 200   | —                | kΩ   |   |
| OVER VOLTAGE PROTECTION                          | 1                                 |      |       |                  |      |   |
| Overvoltage Rising Trip Point                    | V <sub>OVP,RISING</sub>           | 1.15 | 1.25  | 1.35             | V    | OVP rising (Note 1)   |
| Overvoltage Hysteresis                           | V <sub>OVP,HYST</sub>             | —    | 0.125 | _                | V    | OVP falling   |
| CURRENT SENSE                                    |                                   |      |       |                  |      |   |
| Leading Edge Blanking                            | T <sub>BLANK,CS</sub>             | 100  | —     | 250              | ns   | Note 1  |
| Delay to Output of Comparator                    | T <sub>DELAY1</sub>               | _    | —     | 150              | ns   | $V_{COMP} = AV_{DD} = PV_{DD} = 5V,$<br>$V_{CS} = 0 \text{ mV} - 400 \text{ mV step}$ |
| Comparator Offset Voltage                        | V <sub>OFFSET</sub>               | -10  | —     | 10               | mV   | Note 1  |
| INTERNAL TRANSCONDUCTA                           | NCE OP-AMP                        |      |       |                  |      |   |
| Gainbandwidth Product                            | GBW                               | 1    | _     |                  | MHz  | 150 pF capacitance at COMP pin<br>(Note 1)  |
| Open-Loop DC Gain                                | A <sub>V</sub>                    | 65   | —     | _                | dB   | COMP OPEN   |
| Input Common Mode Range                          | V <sub>CM</sub>                   | -0.3 |       | 3                | V    | Note 1  |
| Output Voltage Range                             | V <sub>COMP</sub>                 | 0.7  | —     | AV <sub>DD</sub> | _    | Note 1  |
| Transconductance                                 | 9 <sub>m</sub>                    | _    | 950   | _                | μA/V |   |
| Input Offset Voltage                             | V <sub>OFFSET</sub>               | -9   | —     | 9                | mV   | Note 1  |
| COMP Sink Current                                | I <sub>COMP,SINK</sub>            | 0.2  | —     | _                | mA   | V <sub>FB</sub> = 0.1V, V <sub>COMP</sub> = 0V ( <b>Note 1</b> )                      |
| COMP Source Current                              | I <sub>COMP,SRC</sub>             | -0.2 | —     | _                | mA   | $V_{FB} = -0.1V, V_{COMP} = AV_{DD}$ (Note 1)   |
| Input Bias Current                               | I <sub>BIAS,AMP</sub>             | —    | 0.5   | 1                | nA   | Note 1  |
| OSCILLATOR                                       |                                   |      |       |                  |      |   |
| Ossillator Francisco                             | f <sub>OSC1</sub>                 | 90   | 105   | 120              | kHz  | R <sub>T</sub> = 1 MΩ ( <b>Note 1</b> )   |
| Oscillator Frequency                             | f <sub>OSC2</sub>                 | 427  | 505   | 583              | kHz  | R <sub>T</sub> = 200 kΩ ( <b>Note 1</b> )   |
| Output Frequency Range                           | f <sub>OSC</sub>                  | 100  |       | 800              | kHz  | Note 1  |
| JITTER   | •                                 |      |       |                  |      | •   |
| litter Frequency                                 | F                                 | _    | 50    |                  | Hz   | C <sub>JTR</sub> = 100 nF   |
| Jitter Frequency                                 | F <sub>JTR</sub>                  | _    | 500   | _                | Hz   | C <sub>JTR</sub> = 10 nF  |
| Change in the Switching<br>Frequency             | ΔF                                | ±4.5 |       |                  | kHz  |   |
| HICCUP TIMER                                     | ·                                 |      |       |                  |      | •   |
| Hiccup Charging Current                          | IHICCUP                           | —    | 10    |                  | μA   |   |
| Voltage Swing for Hiccup Timer                   | ΔV                                | -    | 0.6   | —                | V    |   |
| TEMPERATURE FOLDBACK C                           | IRCUIT                            |      |       |                  |      |   |
| NTC Source Current Range                         | I <sub>NTC</sub>                  | —    | _     | 1                | mA   | Note 1  |
| I <sub>FDBK</sub> /I <sub>NTC</sub> Current Gain | N <sub>NTC</sub>                  | —    | 0.13  | _                | _    | I <sub>NTC</sub> = 0.5 mA   |
| I <sub>NTC</sub> /I <sub>T1</sub> Current Gain   | N <sub>T1</sub>                   | —    | 3     | _                | _    | I <sub>NTC</sub> = 0.5 mA   |
| I <sub>NTC</sub> /I <sub>T2</sub> Current Gain   | N <sub>T2</sub>                   | —    | 6     | —                | —    | I <sub>NTC</sub> = 0.5 mA   |
| T1 and T2 Reference Voltage                      | V <sub>T1</sub> , V <sub>T2</sub> | —    | 3.5   | —                | V    |   |
| OUTPUT SHORT CIRCUIT                             |                                   |      | ı     |                  |      |   |
| Amplifier Gain at IREF Pin                       | G <sub>FAULT</sub>                | 1.8  | 2     | 2.2              |      | V <sub>IREF</sub> = 400 mV  |

**Note 1:** Specifications apply over the full operating ambient temperature range of  $-40^{\circ}C < T_A < +125^{\circ}C$ . Guaranteed by design and characterization.

2: Specifications are determined by characterization and are not 100% tested.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications**: Unless otherwise noted, specifications are at  $T_A = 25^{\circ}$ C.  $V_{IN} = 12$ V,  $PV_{DD} = AV_{DD}$ EN = PWMD = AV<sub>DD</sub>, GATE = OPEN,  $C_{REF} = 0.1 \ \mu$ F,  $C_{AVDD} = C_{PVDD} = 1 \ \mu$ F,  $R_T = 200 \ k\Omega$ ,  $I_{T1} = I_{T2} = 100 \ \mu$ A.

| 55  |                         |      | . NUBB |      |      | 1 11 12   |  |  |  |
|---|-------------------------|------|--------|------|------|---|--|--|--|
| Parameter                                       | Sym.                    | Min. | Тур.   | Max. | Unit | Conditions  |  |  |  |
| Propagation Time<br>for Short-Circuit Detection | T <sub>D,SHORT</sub>    |      |        | 250  | ns   | V <sub>IREF</sub> = 400 mV,<br>V <sub>FDBK</sub> steps from 0V –1V,<br>V <sub>FLT</sub> goes from high to low |  |  |  |
| Fault Output Rise Time                          | T <sub>RISE,FAULT</sub> | _    | _      | 300  | ns   | 330 pF capacitor at FLT pin   |  |  |  |
| Fault Output Fall Time                          | T <sub>FALL,FAULT</sub> | _    | —      | 200  | ns   | 330 pF capacitor at FLT pin   |  |  |  |
| Minimum Voltage at the Output of the Amplifier  | V <sub>MIN</sub>        | 250  | _      | _    | mV   | V <sub>IREF</sub> = 0V (Note 1)   |  |  |  |
| PWMD Blanking Time                              | T <sub>BLANK,PWMD</sub> | 200  | _      | 900  | ns   | Note 1  |  |  |  |
| SOFT START                                      |                         |      |        |      |      |   |  |  |  |
| Soft-Start Charging Current                     | I <sub>SS,CHG</sub>     | 10   | 15     | 25   | μA   |   |  |  |  |
| Soft-Start Discharging Current                  | I <sub>SS,DIS</sub>     | 1.0  | —      | —    | mA   | V <sub>SS</sub> = 5V  |  |  |  |
| Soft-Start Reset Voltage                        | V <sub>SS,RST</sub>     | _    | —      | 100  | mV   |   |  |  |  |
| SLOPE COMPENSATION                              |                         |      |        |      |      |   |  |  |  |
| On-Resistance of FET at CS<br>Pin               | R <sub>ON,DFETCS</sub>  |      |        | 200  | Ω    | Note 1  |  |  |  |

**Note 1:** Specifications apply over the full operating ambient temperature range of  $-40^{\circ}$ C < T<sub>A</sub> < +125°C. Guaranteed by design and characterization.

2: Specifications are determined by characterization and are not 100% tested.

#### **TEMPERATURE SPECIFICATIONS**

| Sym.                       | Min.   | Тур.   | Max.   | Units   | Conditions  |  |  |  |  |  |
|----------------------------|--|--|--|---|---|--|--|--|--|--|
| TEMPERATURE RANGES         |  |  |  |   |   |  |  |  |  |  |
| Τ <sub>Α</sub>             | -40  | —  | +125   | °C  |   |  |  |  |  |  |
| ТJ                         | —  | —  | +150   | °C  |   |  |  |  |  |  |
| Τ <sub>S</sub>             | -65  | —  | +150   | °C  |   |  |  |  |  |  |
| PACKAGE THERMAL RESISTANCE |  |  |  |   |   |  |  |  |  |  |
| $\theta_{JA}$              | _  | 125  | _  | °C/W  | Note 1  |  |  |  |  |  |
|                            | T <sub>A</sub><br>T <sub>J</sub><br>T <sub>S</sub> | T <sub>A</sub> 40<br>T <sub>J</sub><br>T <sub>S</sub> 65 | T <sub>A</sub> -40     T <sub>J</sub> T <sub>S</sub> -65 | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |  |  |  |  |  |

Note 1: Mounted on an FR 4 board, 25 mm x 25 mm x 1.57 mm.

#### 2.0 PIN DESCRIPTION

The details on the pins of AT9917 are listed in Table 2-1. Refer to **Package Type** for the location of pins.

| Pin Number | Symbol          | Description  |
|------------|-----------------|--|
| 1          | V <sub>IN</sub> | This pin is the input of a 40V high-voltage regulator.   |
| 2          | $AV_{DD}$       | This is a power supply pin for all internal circuits. It must be bypassed with a low ESR capacitor to GND (at least 0.1 $\mu$ F).  |
| 3          | $PV_DD$         | This is the power supply pin for the gate driver. It should be connected externally to AV <sub>DD</sub> and bypassed with a low ESR capacitor to PGND (at least 0.1 $\mu$ F).  |
| 4          | GATE            | This pin is the output of gate driver for an external logic level N-channel power MOSFET.  |
| 5          | PGND            | Ground return for the gate drive circuitry   |
| 6          | GND             | Ground return for all the low-power analog internal circuitry. This pin must be connected to the return path from the input.   |
| 7          | JTR             | This pin controls the jitter of the clock programmed by a capacitor connected at this pin.<br>This capacitor also determines the hiccup time.  |
| 8          | RT              | This pin sets the frequency of the power circuit. A resistor between RT and GND pro-<br>grams the circuit in Constant Frequency mode.  |
| 9          | CS              | This pin is used to sense the source current of the external power FET. It includes a built-in 100 ns (minimum) blanking time. Slope compensation is implemented by connecting an RC network to this pin as shown in the <b>Typical Application</b> .  |
| 10         | OVP             | This pin is the comparator input of the overvoltage protection circuit for the converter.<br>When the voltage at this pin exceeds 1.25V, the gate output of the AT9917 is turned off<br>and FLT goes low. Switching is enabled when the voltage at this pin goes below 1.125V.   |
| 11         | T2              | This pin programs the temperature at which the driver is shut off due to Overtemperature condition for the LED when using an external NTC resistor at the NTC pin.   |
| 12         | T1              | This pin programs the break temperature threshold which determines the start of the cur-<br>rent derating when using an external NTC resistor at the NTC pin.  |
| 13         | NTC             | Users may connect an external NTC resistor to this pin for temperature fold back of the output current and overtemperature shutdown. The NTC pin should be connected to AVDD when output current thermal derating is not required.   |
| 14         | DIV             | This pin programs the voltage input for the transconductance at NTC pin.   |
| 15         | FLT             | This pin is pulled to ground when there is an Output Short-circuit condition or Output<br>Overvoltage condition. This pin can be used to drive an external MOSFET in the case of<br>boost converter configuration to disconnect the LED load from the power source. It is also<br>controlled by the PWM dimming input to provide excellent PWM dimming response. |
| 16         | PWMD            | When this pin is pulled to GND (or left open), switching of the AT9917 is disabled. When an external TTL high level is applied to it, switching will resume.   |
| 17         | SS              | Connecting a capacitor from this pin to GND programs the soft start time of the LED driver.  |
| 18         | COMP            | This pin is the output of the error amplifier. Stable closed-loop control can be accom-<br>plished by connecting a compensation network between COMP and GND. This pin is<br>pulled internally to GND upon detection of a Fault condition and on startup.  |
| 19         | IREF            | The voltage at this pin sets the output current level. The current reference voltage can be set using a resistor divider from the REF pin to GND pin.  |
| 20         | FDBK            | This pin provides output current feedback to the AT9917 by using a current sense resistor. A resistor connected between the FDBK pin and the LED current sense resistor can be used to reduce the current at elevated temperatures.  |
| 21         | NC              | No connection  |
|            | NC              | - No connection  |

TABLE 2-1: PIN FUNCTION TABLE

| Pin Number | Symbol | Description  |
|------------|--------|--|
| 23         | EN     | Pulling EN to GND causes the AT9917 to go into a low-current Standby mode. A voltage greater than 2V enables the IC.   |
| 24         | REF    | This pin provides accurate reference voltage. It must be bypassed with a 0.01 $\mu F$ to 0.1 $\mu F$ capacitor to GND. |

#### TABLE 2-1: PIN FUNCTION TABLE

#### 3.0 DETAILED DESCRIPTION

#### 3.1 Power Topology

The AT9917 is a closed-loop, Switch-mode LED driver designed to control a buck, boost or SEPIC converter in a Constant Frequency mode. The IC includes an internal linear regulator, which operates from input voltages from 6V to 40V. It also possesses features typically required in LED drivers, such as open LED protection, output short-circuit protection, linear and PWM dimming, and accurate LED current control. In addition, the device includes a thermal derating circuit which can be used to reduce the LED current at high temperatures to prevent a thermal runaway. A high-current gate drive output enables the controller to be used in high power converters.

# 3.2 Power Supply to the IC ( $V_{IN}$ , $AV_{DD}$ , $PV_{DD}$ )

The AT9917 can be powered directly from its V<sub>IN</sub> pin that takes a voltage up to 40V. When a voltage is applied to the V<sub>IN</sub> pin, the AT9917 tries to maintain a constant 5V (typical) at the AV<sub>DD</sub> pin. The regulator also has a built-in undervoltage lockout which shuts off the IC if the voltage at the AV<sub>DD</sub> pin falls below the UVLO lower threshold. This linear regulator also provides the power supply to the built-in gate driver.

The AV<sub>DD</sub> pin must be bypassed by a low ESR capacitor ( $\geq 0.1 \ \mu$ F) to provide a low impedance path for the high-frequency current of the output gate driver. The PV<sub>DD</sub> pin is used to provide power to the gate driver. It should also be bypassed with a low-ESR capacitor ( $\geq 0.1 \ \mu$ F) and should be shorted to the AV<sub>DD</sub> pin.

The input current drawn from the external power supply (or  $V_{IN}$  pin) is the sum of the 2 mA (maximum) current drawn by the all the internal circuitry and the current drawn by the gate driver. The current drawn by the gate driver depends on the switching frequency and the gate charge of the external FET. Refer to Equation 3-1.

#### **EQUATION 3-1:**

$$I_{IN} = 2mA + Q_G \times f_S$$

Where:

f<sub>S</sub> = Switching frequency of the converter

Q<sub>G</sub> = Gate charge of the external FET

(can be obtained from the FET data sheet)

The EN pin is a TTL-compatible input used to disable the IC. Pulling the EN pin to GND shuts down the IC and reduces the quiescent current drawn by the IC to be less than 100  $\mu$ A. If the enable function is not required, the EN pin can be connected to AV<sub>DD</sub>.

#### 3.3 Reference Voltage (REF)

The AT9917 provides a 1.25V reference voltage at the REF pin. This voltage is used to derive the various internal voltages required by the IC and set the LED current externally. It should be bypassed with a low-impedance capacitor (0.01  $\mu$ F to 0.1  $\mu$ F).

#### 3.4 Timing Resistor (RT)

The switching frequency of the converter is set by connecting a resistor between RT and GND. The resistor value can be determined with Equation 3-2.

#### EQUATION 3-2:

$$R_T = \frac{1}{f_S \times 9.5 pF}$$

#### 3.5 Current Sense (CS)

The CS input is used to sense the source current of the switching FET. The CS input of the AT9917 includes a built-in 100 ns (minimum) blanking time to prevent spurious turn-off due to the initial current spike when the FET turns on.

The IC includes an internal resistor divider network, which steps down the voltage at the COMP pins by a factor of 15. This voltage is used as the reference for the current sense comparators. Since the maximum voltage of the COMP pin is  $AV_{DD}$ , this voltage determines the maximum reference current for the current sense comparator and thus the maximum inductor current.

The switch current sense resistor  $R_{CS}$  should be chosen so that the input inductor current is limited to below the saturation current level of the input inductor. For Discontinuous Conduction mode of operation, no slope compensation is necessary. In this case, the current sense resistor is calculated with Equation 3-3.

#### EQUATION 3-3:

$$R_{CS} = \frac{AV_{DD} - 0.8V}{15 \times I_{SAT}}$$


Where  $\mathbf{I}_{\text{SAT}}$  is the maximum desired peak inductor current


For Continuous Conduction mode converters operating in Constant Frequency mode, slope compensation becomes necessary to ensure stability of the Peak Current mode controller when the operating duty cycle is greater than 0.5. This factor must also be accounted for when determining  $R_{CS}$  as discussed in Section 3.6 "Slope Compensation".

#### 3.6 Slope Compensation

Choosing a slope compensation, which is one-half of the down slope of the inductor current, ensures that the converter is stable for all duty cycles.

As shown in Figure 3-1, slope compensation in AT9917 can be programmed by two external components. A resistor from  $AV_{DD}$  sets a current (which is almost constant since the  $AV_{DD}$  voltage is much larger than the voltage at the CS pin). This current flows into the capacitor and produces a ramp voltage across the capacitor. The voltage at the CS pin is then the sum of the voltage across the capacitor and the voltage across the capacitor providing the required slope compensation. When the GATE turns off, an internal pull-down FET discharges the capacitor at each time the GATE turns on in each cycle





The  $200\Omega$  maximum resistance of the internal FET will prevent the voltage at the CS pin from going all the way to zero. The minimum value of the voltage is computed in Equation 3-4:

EQUATION 3-4:

$$V_{CS,MIN} = \frac{AV_{DD}}{R_{SC}} \times 200\Omega$$

The slope compensation capacitor is chosen so that it can be completely discharged by the internal 200 $\Omega$  (maximum) FET at the CS pin during the time the FET is off. Assuming the worst case switch duty cycle of 93%, C<sub>SC</sub> is computed with Equation 3-5.

#### EQUATION 3-5:

| <i>C</i> – | 0.07                                       |
|------------|--|
| $C_{SC}$ – | $\overline{3 \times 200\Omega \times f_S}$ |

Assuming that there is a down slope of DS (A/ $\mu$ s) for the inductor current, the switch current sense resistor and the slope compensation resistor are calculated as shown in Equation 3-6 and Equation 3-7, respectively. **EQUATION 3-6:** 

$$R_{CS} = \frac{AV_{DD} - 0.8V}{15} \times \frac{1}{\left\{\frac{DS \times 10^{6} \times 0.93}{2 \times f_{S}}\right\} + I_{SAT}}$$

**EQUATION 3-7:** 

$$R_{SC} = \frac{2 \times AV_{DD}}{DS \times 10^6 \times C_{SC} \times R_{CS}}$$

#### 3.7 Gate Driver Output (GATE, PGND)

The GATE output of the AT9917 is used to drive the gate of the switching FET. The PGND pin should be connected to the GND connection of the current sense resistor. In addition, the two grounds of the IC, PGND and GND, should be connected together at the input GND connection to minimize noise.

#### 3.8 FLT Output

The FLT pin is used to drive a disconnect FET while operating in boost or SEPIC converter configuration. In the case of boost converters, when there is a short-circuit fault at the output, there is a direct path from the input source to ground which can cause high currents to flow. The disconnect switch is used to interrupt this path and prevent damage to the converter.

The disconnect switch also helps to disconnect the output filter capacitors from the LED load in the boost or SEPIC converter configuration during PWM dimming without discharging the output filter capacitors. This enables a very high PWM dimming ratio.

# 3.9 Control of the LED Current (IREF, FDBK and COMP)

The LED current in the AT9917 is controlled in a closed-loop manner. The current reference voltage at the IREF pin which sets the LED current is programmed using a resistor divider from the REF pin to the GND pin. The current reference voltage can also be set externally with a low-voltage source. This reference voltage is compared to the voltage at the FDBK pin, which senses the LED current through the LED current sense resistor. The AT9917 includes a 1 MHz transconductance amplifier with a tri-state output, which is used to close the feedback loops and provide accurate current control. The compensation network is connected from the COMP pin to the GND pin.

The output of the op-amp is buffered and connected to the current sense comparator using a 14R:1R resistor divider.

The output of the op-amp is also controlled by the signal applied to the PWMD pin. When PWMD is high, the output of the op-amp is connected to the COMP pin. When PWMD is low, the output is left open. This enables the integrating capacitor to hold the charge when the PWMD signal has turned off the gate drive. When the IC is enabled, the voltage on the integrating capacitor almost instantaneously forces the converter into a steady state.

#### 3.10 Linear Dimming

Linear dimming can be accomplished by varying the voltages at the IREF pin. Note that since the AT9917 is a Peak Current mode controller, it has a minimum on-time for the GATE output. This minimum on-time will prevent the converter from completely turning off even when the IREF pin is pulled to GND. Thus, linear dimming in this device cannot accomplish true zero-LED current. To get zero-LED current, PWM dimming has to be used.

Due to the offset voltage of the short-circuit comparator and the non-linearity of the X2 gain stage, pulling the IREF pin very close to GND might cause the internal short-circuit comparator to trigger and shut down the IC. To overcome this, the output of the gain stage is limited to 250 mV (minimum), allowing the IREF pin to be pulled all the way to 0V without triggering the short-circuit comparator. Therefore, the minimum voltage for a short-circuit detection is 250 mV.

#### 3.11 **PWM** Dimming (**PWMD**)

PWM dimming in the AT9917 can be accomplished using a TTL-compatible square wave source at the PWMD pin.

When the PWM signal is high, the GATE and FLT pins are enabled and the output of the transconductance op-amp is connected to the external compensation network. Thus, the internal amplifier controls the output current. When the PWMD signal goes low, the output of the transconductance amplifier is disconnected from the compensation network. Thus, the integrating capacitor maintains the voltage across it. The GATE is disabled, so the converter stops switching and the FLT pin goes low, turning off the disconnect switch.

Note that disconnecting the LED load during PWM dimming causes the energy stored in the inductor to be dumped into the output capacitor. The filter capacitor that is chosen should be large enough so that it can absorb the inductor energy without a significant change in voltage across it. If the capacitor voltage change is significant, it would cause a turn-on spike in the inductor current when PWMD goes high.

#### 3.12 Jitter and Hiccup Timer (JTR)

The JTR pin is a multipurpose pin on the AT9917. It is used to set the jitter frequency, wherein the switching frequency swings between its limits. It is also used to set the hiccup time for Fault conditions.

The value of the capacitor required for the jitter frequency is derived with Equation 3-8.

#### EQUATION 3-8:

$$C_{JTR} = \frac{5\mu F}{F_{JTR}(Hz)}$$

Note that the jitter frequency must be chosen to be significantly lower than the crossover frequency of the closed-loop control. If not, the controller will not be able to reject the jitter frequency, and the LED current will have a current ripple at the jitter frequency.

The same capacitor is used to determine the hiccup time. Equation 3-9 illustrates the computation for hiccup time.

#### EQUATION 3-9:

$$t_{HICCUP} = \frac{C_{JTR} \times 0.6V}{10 \mu A}$$

If the actual hiccup time is lower than desired, the capacitor at the pin can be increased at the cost of a lower jitter frequency.

#### 3.13 Fault Conditions

The AT9917 is a robust controller which can protect the LEDs and the LED driver in case of Fault conditions. The device includes both open LED protection and output short-circuit protection. In both cases, the AT9917 shuts down and attempts to restart. The hiccup time is programmed by the capacitor at the JTR pin.

When a Fault condition is detected, both GATE and FLT outputs are disabled, while the COMP pins and JTR pins are pulled to GND. Once the voltage at the JTR pin falls below 0.1V and the Fault condition(s) has disappeared, the capacitor at the JTR pin is released and is charged slowly by a 10  $\mu$ A current source. Once the capacitor is charged to 0.7V, the COMP pins are released and GATE and FLT pins are allowed to turn on. If the hiccup time is long enough, it ensures that the compensation networks are all completely discharged and that the converters start at minimum duty cycle.

#### 3.14 Short-Circuit Protection

When a Short-circuit condition is detected (output current becomes higher than twice the Steady-state current), the GATE and FLT outputs are pulled low. As soon as the disconnect FET is turned off, the output current goes to zero and the Short-circuit condition disappears. At this time, the hiccup timer is started. Once the timing is complete, the converter attempts to restart. If the Fault condition still persists, the converter shuts down and goes through the cycle again. If the Fault condition is cleared due to a momentary output short, the converter just resumes the normal output regulation. This allows the LED driver to recover from accidental shorts without having to reset the IC.

During Short-circuit conditions, there are two conditions that determine the hiccup time.

The first is the time required to discharge the compensation capacitors. Assuming a pole-zero R-C network at the COMP pin (series combination of RZ and CZ in parallel with CC),  $t_{COMP}$  is computed as shown in Equation 3-10.

#### EQUATION 3-10:

$$t_{COMP} = 3 \times R_Z \times C_Z$$

In case the compensation networks are only type 1 (single capacitor), Equation 3-11 should be used.

#### EQUATION 3-11:

$$t_{COMP} = 3 \times 300\Omega \times C_C$$

The second is the time required for the inductors to completely discharge following a short circuit. This time can be computed as demonstrated in Equation 3-12.

#### EQUATION 3-12:

$$t_{IND} = \frac{\Pi}{4} \sqrt{L \times C_O}$$

Where L and  $C_O$  are the input inductor and output capacitor of the power stage

The hiccup time is then chosen as indicated in Equation 3-13.

#### EQUATION 3-13:

 $t_{HICCUP} > max(t_{COMP}, t_{IND})$ 

Note that the power rating of the LED current sense resistor has to be chosen properly if it has to survive a persistent Fault condition. The power rating can be determined as shown in Equation 3-14.

#### EQUATION 3-14:

$$P_{RS} \ge \frac{I^2_{SAT} \times R_S(t_{FALL, FAULT} + t_{OFF})}{t_{HICCUP}}$$

Where  $I_{SAT}$  is the saturation current of the disconnect FET. For AT9917, " $t_{FALL}$ , FAULT +  $t_{OFF}$ " is 450 ns (maximum)

#### 3.15 False Triggering of the Short-Circuit Comparator During PWM Dimming

During PWM dimming, the parasitic capacitance of the LED string might cause a spike in the output current when the disconnect FET is turned on. If this spike is detected by the short-circuit comparator, it will cause the IC to falsely detect an Over Current condition and shut down.

To prevent false trigger, there is a built-in 500 ns blanking network for the short-circuit comparator. This blanking network is activated when the PWMD input goes high. Thus, the short-circuit comparator will not see the spike in the LED current during the PWM dimming turn-on transition. Once the blanking timer has completed its task, the short-circuit comparator will start monitoring the output current. Thus, the total delay time for detecting a short circuit will depend on the condition of the PWMD input.

If the output short circuit exists before the PWM dimming signal goes high, the total detection time is computed as demonstrated in Equation 3-15.

#### **EQUATION 3-15:**

$$t_{DETECT} = t_{PWMD} + t_{FALL, FAULT} + t_{OFF} \approx 950 ns(max)$$

If short circuit occurs when the PWM dimming signal is already high, the time to detect is calculated as shown in Equation 3-16:

#### **EQUATION 3-16:**

$$t_{DETECT} = t_{FALL, FAULT} + t_{OFF} \approx 450 ns(max)$$

#### 3.16 Overvoltage Protection


The AT9917 provides hysteretic overvoltage protection, allowing the IC to recover in case the LED load is momentarily disconnected.

When the load is disconnected from a boost converter, the output voltage rises as the output capacitor starts charging with the inductor's stored energy dump. When the output voltage reaches the OVP rising threshold, the AT9917 detects an Overvoltage condition and turns off the converter. The converter is turned back on only when the output voltage falls below the OVP falling threshold, which is 10% lower than the rising threshold. The OVP and recovery time duration is mostly dictated by the R-C time constant of the output capacitor  $C_{\rm O}$  and the resistor network used to sense over voltage (R<sub>OVP1</sub> + R<sub>OVP2</sub>). In case of a persistent Open Circuit condition, this cycle repeats and maintains the output voltage within a 10% band.

In most designs, the lower threshold voltage of the over voltage protection ( $V_{OVP}$  –10%) at which the AT9917 attempts to restart will be more than the LED string voltage. Thus, when the LED load is reconnected to the output of the converter, the voltage differential between the actual output voltage and the LED string voltage will cause a spike in the output current. This causes a short circuit to be detected and the device triggers short-circuit protection. This behavior continues until the output voltage becomes lower than the LED string voltage, at which point no fault will be detected and normal operation of the circuit will commence.

#### 3.17 Thermal Derating

The reference voltage used to set the LED current is programmed using two resistors— $R_{r1}$  and  $R_{r2}$ , which are connected as shown in Figure 3-2.



#### FIGURE 3-2:

No Thermal Derating.

Thermal derating is programmed using four pins— NTC, DIV, T1 and T2. When no temperature foldback is required, NTC and T1 should be connected to AV<sub>DD</sub>, and DIV should be connected to GND. T2 still requires a resistor to GND (10 k $\Omega$  ~100 k $\Omega$ ). No pins should be left floating as shown in Figure 3-2. The output LED current  $I_O$  without thermal derating or output LED current  $I_1$  with thermal derating enabled at temperature below  $T_1$  in the thermal derating curve can be calculated with Equation 3-17.

#### EQUATION 3-17:

1

$$_{O} = I_{1} = \frac{V_{REF}}{R_{S}} \times \frac{R_{r2}}{R_{r1} + R_{r2}}$$

Where  $I_O$  is the output LED current without thermal derating,  $I_1$  is the output LED current at temperature below  $T_1$  in the thermal derating curve,  $V_{REF}$  is the reference voltage at REF pin, and  $R_S$  is the LED current sense resistor.

When thermal derating needs to be implemented, four resistors are used to set the various points to obtain the thermal derating curve shown in Figure 3-3.




FIGURE 3-3: Thermal Derating Curve.

When an external NTC resistor is connected as illustrated in Figure 3-4, both temperatures  $T_1$  and  $T_2$ , as well as the current  $I_2$  can be accurately programmed to optimize the light output of the LED lamp for safe operation over the entire operating temperature range.




FIGURE 3-4:

With Thermal Derating.

The ratio of the resistor divider  $R_2/(R_1 + R_2)$  programs the voltage at the NTC pin. The voltage V<sub>T1</sub> at T1 pin is approximately 3.5V. The current sourced by NTC pin and T1 pin is mirrored out of FDBK pin in accordance with Equation 3-18.

#### **EQUATION 3-18:**

$$I_{FDBK} = \frac{4}{30}(I_{NTC} - 3I_{T1})$$

When:

 $I_{NTC} > I_{T1}$ 

 $I_{FDBK},\ I_{NTC,}$  and  $I_{T1}$  are the currents sourced from pins FDBK, NTC, and T1, respectively.

Temperature  $T_1$  is programmed by selecting  $R_2$  as demonstrated in Equation 3-19.

#### EQUATION 3-19:

$$R_2 = 3 \times R_{NTC(T1)}$$

Where  $\mathsf{R}_{\mathsf{NTC}(\mathsf{T1})}$  is the resistance of the NTC resistor at temperature  $\mathsf{T}_1.$ 

As illustrated in Equation 3-20,  $R_1$  can be computed using the maximum current ( $\leq 1$  mA) that will flow through the NTC resistor at temperature  $T_2$ .

#### EQUATION 3-20:

$$R_1 = \frac{V_{T1}}{I_{NTC, MAX}} \times \left\{\frac{R_2}{R_{NTC(T2)}}\right\} - R_2$$

Where  $I_{NTC,MAX}$  is the maximum NTC current, and  $R_{NTC(T2)}$  is the resistance of the NTC resistor at temperature  $T_2$ .

Further reduction of the NTC resistance  $R_{NTC}$  will create a proportional offset of the current feedback reference voltage at FDBK, and hence will cause a drop in LED current. To program the desired LED current I<sub>2</sub> at the temperature T<sub>2</sub>, resistor R<sub>4</sub> at FDBK should be calculated as shown in Equation 3-21.

#### EQUATION 3-21:

$$R_{4} = \frac{(I_{1} - I_{2}) \times R_{S} \times (R_{1} + R_{2})}{V_{T1} \times \frac{4}{30} \left\{ \frac{R_{2}}{R_{NTC(T2)}} - 3 \right\}}$$

Where  $V_{T1}$  is the voltage at the T1 pin ( $V_{T1}$  = 3.5V), and  $R_{NTC(T2)}$  is the resistance of the NTC resistor at temperature  $T_2$ .

The overtemperature shutdown is triggered at temperature  $T_2$  when the current from the NTC pin  $I_{NTC}$  > [3 x  $I_{T1}$  + 6 x  $I_{T2}$ ]. The voltage at T2 pin is

approximately equal to the voltage at T1 pin which is 3.5V. The turn-off of the converter at the desired thermal shutdown temperature T<sub>2</sub> is programmed using R<sub>3</sub> connected from the T2 pin to GND pin. Refer to Equation 3-22.

EQUATION 3-22:

$$R_{3} = \frac{6(R_{1} + R_{2})}{\left\{\frac{R_{2}}{R_{NTC(T2)}} - 3\right\}}$$

The overtemperature recovery threshold is independent of the current at the T<sub>2</sub> pin. AT9917 recovers from thermal shutdown at the break temperature T<sub>1</sub> when the current from the NTC pin I<sub>NTC</sub> <  $3I_{T1}$ .

#### 3.18 Soft Start (SS)

The soft-start feature controls the initial ramp-up of the error voltage at the COMP pin. Connecting a single soft-start capacitor between SS pin and GND pin can program the soft-start time. Upon the first applying voltage to the AVDD pin, a current source of typical 15  $\mu$ A is supplied from the SS pin, gradually charging the soft-start capacitor. The COMP pin voltage tracks the SS pin voltage until regulation of the output current is reached. When AVDD voltage falls below the undervoltage lower threshold, the soft-start capacitor is discharged rapidly by an internal MOSFET. The soft-start time can be estimated by the Equation 3-23.


#### EQUATION 3-23:

$$t_{SS} = \frac{C_{SS} \times V_{COMP}}{I_{SS, CHG}}$$

Where  $C_{SS}$  is the capacitance of the soft-start capacitor,  $V_{COMP}$  is the COMP pin voltage at normal regulation, ( $V_{COMP}\thickapprox 2.5V$ ), and  $I_{SS,CHG}$  is the soft-start charging current.

#### 4.0 PACKAGING INFORMATION


4.1 Package Marking Information



| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>* | Product Code or Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator ((e3))<br>can be found on the outer packaging for this package. |
|--------|--|---|
| Note:  | be carried<br>characters                 | nt the full Microchip part number cannot be marked on one line, it will<br>d over to the next line, thus limiting the number of available<br>s for product code or customer-specific information. Package may or<br>e the corporate logo.   |

# 24-Lead TSSOP Package Outline (TS)

7.80x4.40mm body, 1.20mm height (max), 0.65mm pitch



Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symb              | ol  | A     | A1   | A2                | b    | D    | E     | E1   | е           | L    | L1          | L2          | θ  | θ1                     |
|-------------------|-----|-------|------|-------------------|------|------|-------|------|-------------|------|-------------|-------------|----|------------------------|
|                   | MIN | 0.85* | 0.05 | 0.80              | 0.19 | 7.70 | 6.20* | 4.30 |             | 0.45 |             |             | 0° |                        |
| Dimension<br>(mm) | NOM | -     | -    | 1.00              | -    | 7.80 | 6.40  | 4.40 | 0.65<br>BSC | 0.60 | 1.00<br>REF | 0.25<br>BSC | -  | 12 <sup>o</sup><br>REF |
| (1111)            | MAX | 1.20  | 0.15 | 1.15 <sup>†</sup> | 0.30 | 7.90 | 6.60* | 4.50 | 000         | 0.75 |             | 000         | 8° |                        |

JEDEC Registration MS-153, Variation AD, Issue F, May 2001. \* This dimension is not specified in the JEDEC drawing. † This dimension differs from the JEDEC drawing.

Drawings are not to scale.

#### APPENDIX A: REVISION HISTORY

#### **Revision A (September 2018)**

- Converted Supertex Doc #s DSFP-AT9917 to Microchip DS20005557A
- Created a Detailed Description section and included Section 3.18 "Soft Start (SS)"
- Made minor text changes throughout the document

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

| xx                 | - <u>x</u> - x   | Exa   | mple:   |  |
|--------------------|--|---|---|--|
| Package<br>Options | Environmental Media Type                               | a)  | AT9917TS-G:   | Automotive LED Driver IC with<br>High Current Accuracy, 24-lead<br>TSSOP Package, 2500/Reel  |
| AT9917 =           | Automotive LED Driver IC with High Current<br>Accuracy |   |   |  |
| TS =               | 24-lead TSSOP  |   |   |  |
| G =                | Lead (Pb)-free/RoHS-compliant Package                  |   |   |  |
| (blank) =          | 2500/Reel for TS Package                               |   |   |  |
|                    | Package<br>Options =<br>TS =<br>G =                    | Package<br>OptionsEnvironmentalMedia TypeAT9917=Automotive LED Driver IC with High Current<br>AccuracyTS=24-lead TSSOPG=Lead (Pb)-free/RoHS-compliant Package | XX<br>Package<br>Options-X<br>X<br>A<br>-a)AT9917=Automotive LED Driver IC with High Current<br>Accuracya)TS=24-lead TSSOPG=Lead (Pb)-free/RoHS-compliant Package | Package<br>OptionsEnvironmentalMedia Typea)AT9917TS-G:AT9917=Automotive LED Driver IC with High Current<br>AccuracyTS=24-lead TSSOPG=Lead (Pb)-free/RoHS-compliant Package |

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-3571-6



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Italy - Padova Tel: 39-049-7625286

> **Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Tel: 81-6-6152-7160 Japan - Tokyo

Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Thailand - Bangkok Tel: 66-2-694-1351