

# High-Speed CAN Transceiver with Silent Mode - CAN FD Ready

### Features

- Fully ISO 11898-2, ISO 11898-2: 2016 and SAE J2962-2 Compliant
- CAN FD Ready
- · Communication Speed up to 5 Mbit/s
- Low Electromagnetic Emission (EME) and High Electromagnetic Immunity (EMI)
- Differential Receiver with Wide Common Mode Range
- · Compatible to 3.3V and 5V Microcontrollers
- Functional Behavior Predictable under all Supply Conditions
- Transceiver Disengages from the Bus When Not Powered-Up
- RXD Recessive Clamping Detection
- High Electrostatic Discharge (ESD) Handling Capability on the Bus Pins
- Bus Pins Protected Against Transients in Automotive Environments
- Transmit Data (TXD) Dominant Time-out Function
- Undervoltage Detection on VCC and VIO Pins
- CANH/CANL Short-Circuit and Overtemperature
   Protected
- Fulfills the OEM *"Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Rev.* 1.3
- Qualified According to AEC-Q100
- Two Ambient Temperature Grades:
  - ATA6564-GAQW1 and ATA6564-GBQW1 up to  $T_{amb}$  = +125°C
  - ATA6564-GAQW0 and ATA6564-GBQW0 up to  $T_{amb}$  = +150°C
- Packages: 8-pin SOIC, 8-pin VDFN with Wettable Flanks (Moisture Sensitivity Level 1)

# Applications

Classical CAN and CAN FD networks in Automotive, Industrial, Aerospace, Medical and Consumer applications.

### **General Description**


The ATA6564 is a high-speed CAN transceiver that provides an interface between a controller area network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed (up to 5 Mbit/s) CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

It offers improved electromagnetic compatibility (EMC) and electrostatic discharge (ESD) performance, as well as features such as:

- ideal passive behavior to the CAN bus when the supply voltage is off
- direct interfacing to microcontrollers with supply voltages from 3V to 5V

Two operating modes together with the dedicated fail-safe features make the ATA6564 an excellent choice for all types of high-speed CAN networks especially in nodes which do not require a Standby mode with wake-up capability via the bus.


# Package Types



# ATA6564 Family Members

Device	Grade 0	Grade 1	VDFN8	SOIC8	Description
ATA6564-GAQW0	x			х	Silent mode, VIO - pin for compatibility with 3,3V and 5V microcontroller
ATA6564-GBQW0	x		x		Silent mode, VIO - pin for compatibility with 3,3V and 5V microcontroller
ATA6564-GAQW1		х		х	Silent mode, VIO - pin for compatibility with 3,3V and 5V microcontroller
ATA6564-GBQW1		X	x		Silent mode, VIO - pin for compatibility with 3,3V and 5V microcontroller

# **Functional Block Diagram**




# 1.0 DEVICE OVERVIEW

The ATA6564 is a stand-alone high-speed CAN transceiver compliant with the ISO 11898-2, ISO 11898-2: 2016 and SAE J2962-2 CAN standards. It provides very low current consumption in Silent mode.

# 1.1 Operating Modes

The ATA6564 supports two operating modes: Silent and Normal. These modes can be selected via the S pin. See Figure 1-1 and Table 1-1 for a description of the operating modes.



### TABLE 1-1: OPERATING MODES

Mada	Inp	outs	Outputs		
Mode	S	Pin TXD	CAN Driver	Pin RXD	
Unpowered	x <sup>(2)</sup>	x <sup>(2)</sup>	Recessive	Recessive	
Silent	HIGH	x <sup>(2)</sup>	Recessive	Active <sup>(1)</sup>	
Normal	LOW	LOW	Dominant	LOW	
	LOW	HIGH	Recessive	HIGH	

**Note 1:** LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

2: Irrelevant

### 1.1.1 NORMAL MODE


A low level on the S pin together with a high level on pin TXD selects the Normal mode. In this mode the transceiver is able to transmit and receive data via the CANH and CANL bus lines (see Section "Functional Block Diagram"). The output driver stage is active and drives data from the TXD input to the CAN bus. The high-speed comparator (HSC) converts the analog data on the bus lines into digital data which is output to pin RXD. The bus biasing is set to  $V_{VCC}/2$ and the undervoltage monitoring of VCC is active.

The slope of the output signals on the bus lines is controlled and optimized in a way that ensures the lowest possible electromagnetic emission (EME).

To switch the device in normal operating mode, set the S pin to low and the TXD pin to high (see Table 1-1 and Figure 1-2). The S pin provides a pull-down resistor to GND, thus ensuring a defined level if the pin is open.

Please note that the device cannot enter Normal mode as long as TXD is at ground level.

FIGURE 1-2: SWITCHING FROM SILENT MODE TO NORMAL MODE



### 1.1.2 SILENT MODE

A high level on the S pin selects Silent mode. This receive-only mode can be used to test the connection of the bus medium. In Silent mode the ATA6564 can still receive data from the bus, but the transmitter is disabled and therefore no data can be sent to the CAN bus. The bus pins are released to recessive state. All other IC functions, including the high-speed comparator (HSC), continue to operate as they do in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

### 1.2 Fail-safe Features

### 1.2.1 TXD DOMINANT TIME-OUT FUNCTION

A TXD dominant time-out timer is started when the TXD pin is set to LOW. If the LOW state on the TXD pin persists for longer than  $t_{to(dom)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when the TXD pin is set to high. If the low state on the TXD pin was longer than  $t_{to(dom)TXD}$ , then the TXD pin has to be set to high longer 4 µs in order to reset the TXD dominant time-out timer.

### 1.2.2 INTERNAL PULL-UP/PULL-DOWN STRUCTURE AT THE TXD AND S INPUT PINS

The TXD pin has an internal pull-up resistor to VIO and the S pin an internal pull-down resistor to GND. This ensures a safe, defined state in case one or all of these pins are left floating.


### 1.2.3 UNDERVOLTAGE DETECTION ON PINS VCC AND VIO

If  $V_{VCC}$  or  $V_{VIO}$  drop below their respective undervoltage detection levels ( $V_{uvd(VCC)}$  and  $V_{uvd(VIO)}$ (see Section TABLE 2-1:, Electrical Characteristics), the transceiver switches off and disengages from the bus until  $V_{VCC}$  and  $V_{VIO}$  have recovered. The logic state of the S pin is ignored until the VCC voltage or the VIO voltage has recovered.

### 1.2.4 OVERTEMPERATURE PROTECTION

The output drivers are protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature,  $T_{Jsd}$ , the output drivers are disabled until the junction temperature drops below  $T_{Jsd}$  and pin TXD is at high level again. This ensures that output driver oscillations due to temperature drift are avoided.






#### 1.2.5 SHORT-CIRCUIT PROTECTION OF THE BUS PINS

The CANH and CANL bus outputs are short-circuit protected, either against GND or a positive supply voltage. A current-limiting circuit protects the transceiver against damage. If the device is heating up due to a continuous short on CANH or CANL, the internal overtemperature protection switches off the bus transmitter.

### 1.2.6 RXD RECESSIVE CLAMPING

This fail-safe feature prevents the controller from sending data on the bus if its RXD line is clamped to HIGH (e.g., recessive). That is, if the RXD pin cannot signalize a dominant bus condition because it is e.g, shorted to VCC, the transmitter within ATA6564 is disabled to avoid possible data collisions on the bus. In Normal and Silent mode, the device permanently compares the state of the high-speed comparator (HSC) with the state of the RXD pin. If the HSC indicates a dominant bus state for more than  $t_{RC}$ \_det without the RXD pin doing the same, a recessive clamping situation is detected and the device is forced into Silent mode. This Fail-safe mode is released by either entering Unpowered mode or if the RXD pin is showing a dominant (e.g., LOW) level again.

### FIGURE 1-4: RXD RECESSIVE CLAMPING DETECTION




# 1.3 Pin Descriptions

The descriptions of the pins are listed in Table 1-2.

### TABLE 1-2: PIN FUNCTION TABLE

Pin Number	Pin Name	Description					
1	TXD	Transmit data input					
2	GND	Ground supply					
3	VCC	Supply voltage					
4	RXD	Receive data output; reads out data from the bus lines					
5	VIO	Supply voltage for I/O level adapter					
6	CANL	Low-level CAN bus line					
7	CANH	High-level CAN bus line					
8	S	Silent mode control input					
9	9 EP <sup>(1)</sup> Exposed Thermal Pad: Heat slug, internally connected to the GND pin.						
Note 1: Only for the	Note 1: Only for the VDFN package.						

# 1.4 Typical Application



# 2.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings<sup>(†)</sup>

DC Voltage at CANH and CANL	–27V to +42V
Transient Voltage on CANH and CANL (ISO 7637 part 2)	–150V to +100V
Max. differential bus voltage	–5V to +18V
DC voltage on all other pins	–0.3V to +5.5V
ESD on CANH and CANL pins (IEC 61000-4-2)	±8 kV
ESD (HBM following STM 5.1 with 1.5 k $\Omega$ /100 pF) (Pins CANH, CANL to GND)	±6 kV
Component Level ESD (HBM according to ANSI/ESD STM 5.1) JESD22-A114, AEC-Q 100 (002)	±4 kV
CDM ESD STM 5.3.1	±750V
ESD machine model AEC-Q100-RevF(003)	±200V
Virtual Junction Temperature	–40°C to +175°C
Storage Temperature	–55°C to +150°C

**† Notice:** Stresses beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### TABLE 2-1: ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Grade 1:  $T_{amb} = -40^{\circ}C$  to +125°C, Grade 0:  $T_{amb} = -40^{\circ}C$  to +150°C,  $T_{vJ} \le 170^{\circ}C$ ,  $V_{VCC} = 4.5V$  to 5.5V;  $V_{VIO} = 2.8V$  to 5.5V;  $R_L = 60\Omega$ ,  $C_L = 100$  pF, unless otherwise specified. All voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply, Pin VCC						•
Supply Voltage	V <sub>VCC</sub>	4.5	_	5.5	V	
Supply Current in Silent Mode	I <sub>VCC_sil</sub>	1.9	2.5	3	mA	Silent Mode, V <sub>TXD</sub> = V <sub>VIO</sub>
Supply Current in Normal Mode	I <sub>VCC_rec</sub> I <sub>VCC_dom</sub> I <sub>VCC_short</sub>	2 30	50	5 70 85	mA	Recessive, $V_{TXD} = V_{VIO}$ Dominant, $V_{TXD} = 0V$ Short between CANH and CANL(Note 1)
Undervoltage Detection Threshold on Pin VCC	V <sub>uvd(VCC)</sub>	2.75	—	4.5	V	
I/O Level Adapter Supply, Pi	n VIO			1		
Supply Voltage on Pin VIO	V <sub>VIO</sub>	2.8		5.5	V	
Supply Current on Pin VIO	I <sub>VIO_rec</sub>	10	80	250	μA	Normal and Silent Mode recessive, V <sub>TXD</sub> = V <sub>VIO</sub>
	I <sub>VIO_dom</sub>	50	350	500	μA	Normal and Silent Mode dominant, V <sub>TXD</sub> = 0V
Undervoltage Detection Threshold on Pin VIO	V <sub>uvd(VIO)</sub>	1.3	—	2.7	V	
Mode Control Input, Pin S						
High-Level Input Voltage	V <sub>IH</sub>	$0.7 \times V_{VIO}$	—	V <sub>VIO</sub> + 0.3	V	
Low-Level Input Voltage	V <sub>IL</sub>	-0.3	—	$0.3  imes V_{VIO}$	V	
Pull-Down Resistor to GND	R <sub>pd</sub>	75	125	175	kΩ	$V_{\rm S} = V_{\rm VIO}$
Low-Level Leakage Current	١L	-2	—	+2	μA	V <sub>S</sub> = 0V
CAN Transmit Data Input, Pi	n TXD					
High-Level Input Voltage	V <sub>IH</sub>	$0.7 \times V_{VIO}$	_	V <sub>VIO</sub> + 0.3	V	
Low-Level Input Voltage	V <sub>IL</sub>	-0.3	_	0.3 × V <sub>VIO</sub>	V	
Pull-up Resistor to VIO	R <sub>TXD</sub>	20	35	50	kΩ	V <sub>TXD</sub> = 0V
High-Level Leakage Current	I <sub>TDX</sub>	-2		+2	μA	Normal Mode, $V_{TXD} = V_{VIO}$
Input Capacitance	C <sub>TXD</sub>	—	5	10	pF	Note 3
CAN Receive Data Output, P	Pin RXD					
High-Level Output Current	I <sub>ОН</sub>	-8	—	-1	mA	$V_{RXD} = V_{VIO} - 0.4V$ , $V_{VIO} = V_{VCC}$
Low-Level Output Current	I <sub>OL</sub>	2	_	12	mA	V <sub>RXD</sub> = 0.4V, Bus Dominant
Bus Lines, Pins CANH and (	CANL					
Single Ended Dominant Output Voltage	V <sub>O(dom)</sub>	0.75	25	4 E	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> R <sub>L</sub> = 50 $\Omega$ to 65 $\Omega$
		2.75 0.5	3.5 1.5	4.5 2.25		- pin CANH - pin CANL(Note 1)

**Note 1:** 100% correlation tested.

2: Characterized on samples.

3: Design parameter.

# TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Grade 1:  $T_{amb} = -40^{\circ}$ C to +125°C, Grade 0:  $T_{amb} = -40^{\circ}$ C to +150°C,  $T_{vJ} \le 170^{\circ}$ C,  $V_{VCC} = 4.5$ V to 5.5V;  $V_{VIO} = 2.8$ V to 5.5V;  $R_L = 60\Omega$ ,  $C_L = 100$  pF, unless otherwise specified. All voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Transmitter Voltage Symmetry	V <sub>Sym</sub>	0.9	1	1.1		V <sub>Sym</sub> = (V <sub>CANH</sub> + V <sub>CANL</sub> ) /V <sub>VCC</sub> (Note 3)
Bus Differential Output Voltage	$V_{Diff}$	1.5	_	3	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> R <sub>L</sub> = 45 $\Omega$ to 65 $\Omega$
		1.5	_	3.3	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> R <sub>L</sub> = 70 $\Omega$ ( <b>Note 3</b> )
		1.5	—	5	V	$V_{TXD} = 0V, t < t_{to(dom)TXD}$ R <sub>L</sub> = 2240 $\Omega$ ( <b>Note 3</b> )
		-50	_	+50	mV	$V_{VCC}$ = 4.75V to 5.25V $V_{TXD}$ = $V_{VIO}$ , receive, no load
Recessive Output Voltage	V <sub>O(rec)</sub>	2	0.5 x V <sub>VCC</sub>	3	V	Normal and Silent Mode, V <sub>TXD</sub> = V <sub>VIO</sub> , no load
Differential Receiver Threshold Voltage (HSC)	V <sub>th(RX)dif</sub>	0.5	0.7	0.9	V	Normal and Silent Mode, V <sub>cm(CAN)</sub> = –27V to +27V
Differential Receiver Hysteresis Voltage (HSC)	V <sub>hys(RX)dif</sub>	50	120	200	mV	Normal and Silent Mode, $V_{cm(CAN)} = -27V$ to +27V
Dominant Output Current	I <sub>IO(dom)</sub>	-75 35	_	-35 75	mA mA	$V_{TXD} = 0V, t < t_{to(dom)TXD},$ $V_{VCC} = 5V$ - pin CANH, $V_{CANH} = -5V$ - pin CANL, $V_{CANL} = +40V$
Recessive Output Current	I <sub>IO(rec)</sub>	-5	_	+5	mA	Normal and Silent Mode, $V_{TXD} = V_{VIO}$ , no load, $V_{CANH} = V_{CANL} = -27V$ to +32V
Leakage Current	I <sub>IO(leak)</sub>	-5	0	+5	μA	$V_{VCC} = V_{VIO} = 0V,$ $V_{CANH} = V_{CANL} = 5V$
	I <sub>IO(leak)</sub>	-5	0	+5	μA	VCC = VIO connected to GND with $47k\Omega$ V <sub>CANH</sub> = V <sub>CANL</sub> = 5V ( <b>Note 3</b> )
Input Resistance	R <sub>i</sub>	9	15	28	kΩ	$V_{CANH} = V_{CANL} = 4V$
	R <sub>i</sub>	9	15	28	kΩ	-2V ≤ V <sub>CANH</sub> ≤ +7V, -2V ≤ V <sub>CANL</sub> ≤ +7V (Note 3)
Input Resistance Deviation	ΔR <sub>i</sub>	-1	0	+1	%	Between CANH and CANL $V_{CANH} = V_{CANL} = 4V$
	ΔR <sub>i</sub>	-1	0	+1	%	-2V ≤ V <sub>CANH</sub> ≤ +7V, -2V ≤ V <sub>CANL</sub> ≤ +7V (Note 3)
Differential Input Resistance	R <sub>i(dif)</sub>	18	30	56	kΩ	$V_{CANH} = V_{CANL} = 4V$
	R <sub>i(dif)</sub>	18	30	56	kΩ	-2V ≤ V <sub>CANH</sub> ≤ +7V, -2V ≤ V <sub>CANL</sub> ≤ +7V (Note 3)
Common-Mode Input Capacitance	C <sub>i(cm)</sub>	_	_	20	pF	f = 500 kHz, CANH and CANL referred to GND ( <b>Note 3</b> )
Differential Input Capacitance	C <sub>i(dif)</sub>	_		10	pF	f = 500 kHz, between CANH and CANL ( <b>Note 3</b> )

**Note 1:** 100% correlation tested.

**2:** Characterized on samples.

3: Design parameter.

# TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Grade 1:  $T_{amb} = -40^{\circ}C$  to +125°C, Grade 0:  $T_{amb} = -40^{\circ}C$  to +150°C,  $T_{vJ} \le 170^{\circ}C$ ,  $V_{VCC} = 4.5V$  to 5.5V;  $V_{VIO} = 2.8V$  to 5.5V;  $R_L = 60\Omega$ ,  $C_L = 100$  pF, unless otherwise specified. All voltages are defined in relation to ground; positive currents flow into the IC.

in relation to ground; positive	currents flow into	o the IC.			·	1
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Differential Bus Voltage Range for RECESSIVE State Detection	V <sub>Diff_rec</sub>	-3		+0.5	V	Normal and Silent Mode (Note 3) $-27V \le V_{CANH} \le +27V$ , $-27V \le V_{CANL} \le +27V$
Differential Bus Voltage Range for DOMINANT State Detection	V <sub>Diff_dom</sub>	0.9	_	8	V	Normal and Silent Mode (Note 3) -27V $\leq$ V <sub>CANH</sub> $\leq$ +27V, -27V $\leq$ V <sub>CANL</sub> $\leq$ +27V
Transceiver Timing, Pins CA	NH, CANL, TX	D, and R	XD, see F	igure Fig	jure 2-1	and Figure 2-2
Delay Time from TXD to Bus Dominant	$t_{d(TXD-busdom)}$	40		130	ns	Normal Mode (Note 2)
Delay Time from TXD to Bus Recessive	t <sub>d(TXD-busrec)</sub>	40		130	ns	Normal Mode (Note 2)
Delay Time from Bus Dominant to RXD	t <sub>d(busdom-RXD)</sub>	20	_	100	ns	Normal and Silent Mode (Note 2)
Delay Time from Bus Recessive to RXD	t <sub>d(busrec-RXD)</sub>	20		100	ns	Normal and Silent Mode (Note 2)
Propagation Delay from TXD to RXD	t <sub>PD(TXD-RXD)</sub>	40 40		210 200	ns ns	Normal Mode $R_L = 60\Omega$ , $C_L = 100 \text{ pF}$ Rising Edge at Pin TXD Falling Edge at Pin TXD
	t <sub>PD(TXD-RXD)</sub>	_	_	300 300	ns ns	Normal Mode $R_L = 150\Omega$ , $C_L = 100 \text{ pF}$ Rising Edge at Pin TXD (Note 3) Falling Edge at Pin TXD (Note 3)
TXD Dominant Time-out Time	t <sub>to(dom)TXD</sub>	0.8	_	3	ms	V <sub>TXD</sub> = 0V, Normal Mode
Delay Time for Normal Mode to Silent Mode Transition	t <sub>del(norm-sil)</sub>		_	10	μs	Rising at Pin S (Note 3)
Delay Time for Silent Mode to Normal Mode Transition	t <sub>del(sil-norm)</sub>			10	μs	Falling at Pin S (Note 3)
Debouncing Time for Recessive Clamping State Detection	t <sub>RC_det</sub>	_	90	_	ns	V(CANH-CANL) > 900 mV RXD = HIGH (Note 3)
Transceiver Timing for High External Capacitor on the R			H, CANL, <sup>-</sup>	TXD, and	I RXD, s	ee Figure 2-1 and Figure 2-3,
Recessive Bit Time on Pin RXD	t <sub>Bit(RXD)</sub>	400	_	550	ns	Normal Mode, $t_{Bit(TXD)} = 500$ ns (Note 1) $R_L = 60\Omega$ , $C_L = 100$ pF
	t <sub>Bit(RXD)</sub>	120		220	ns	Normal Mode, $t_{Bit(TXD)}$ = 200 ns R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF
Recessive Bit Time on the Bus	t <sub>Bit(Bus)</sub>	435	_	530	ns	Normal Mode, $t_{Bit(TXD)} = 500$ ns (Note 1) $R_L = 60\Omega$ , $C_L = 100$ pF
	t <sub>Bit(Bus)</sub>	155	_	210	ns	Normal Mode, $t_{Bit(TXD)}$ = 200 ns R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF

Note 1: 100% correlation tested.

- 2: Characterized on samples.
- 3: Design parameter.

# TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Grade 1:  $T_{amb} = -40^{\circ}$ C to +125°C, Grade 0:  $T_{amb} = -40^{\circ}$ C to +150°C,  $T_{vJ} \le 170^{\circ}$ C,  $V_{VCC} = 4.5$ V to 5.5V;  $V_{VIO} = 2.8$ V to 5.5V;  $R_L = 60\Omega$ ,  $C_L = 100$  pF, unless otherwise specified. All voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Receiver Timing Symmetry	$\Delta t_{Rec}$	-65	_	+40	ns	Normal mode, $t_{Bit(TXD)} = 500$ ns $\Delta t_{Rec} = t_{Bit(RXD)-t_{Bit(Bus)}}$ (Note 1) $R_L = 60\Omega$ , $C_L = 100 \text{ pF}$
	$\Delta t_{Rec}$	-45	—	+15	ns	Normal mode, $t_{Bit(TXD)} = 200$ ns $\Delta t_{Rec} = t_{Bit(RXD)} - t_{Bit(Bus)}$ $R_L = 60\Omega$ , $C_L = 100 \text{ pF}$

**Note 1:** 100% correlation tested.


**2:** Characterized on samples.


3: Design parameter.

### TABLE 2-2:TEMPERATURE SPECIFICATIONS


Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
8-Pin SOIC										
Thermal Resistance Virtual Junction to Ambient	R <sub>thvJA</sub>	_	145	—	K/W					
Thermal Shutdown of the Bus Drivers for ATA6564-GAQW1 (Grade 1)	T <sub>vJsd</sub>	150	—	195	°C					
Thermal Shutdown of the Bus Drivers for ATA6564-GAQW0 (Grade 0)	T <sub>vJsd</sub>	170	—	195	°C					
Thermal Shutdown Hysteresis	T <sub>vJsd_hys</sub>	_	15	_	°C					
8-Pin VDFN										
Thermal Resistance Virtual Junction to Heat Slug	R <sub>thvJC</sub>		10	—	K/W					
Thermal Resistance Virtual Junction to Ambient, where Heat Slug is soldered to PCB according to JEDEC	R <sub>thvJA</sub>	_	50	_	K/W					
Thermal Shutdown of the Bus Drivers for ATA6564-GBQW1 (Grade 1)	T <sub>vJsd</sub>	150	—	195	°C					
Thermal Shutdown of the Bus Drivers for ATA6564-GBQW0 (Grade 0)	T <sub>vJsd</sub>	170	—	195	°C					
Thermal Shutdown Hysteresis	T <sub>vJsd_hys</sub>	_	15	_	°C					








### FIGURE 2-3: CAN TRANSCEIVER TIMING DIAGRAM 2




# 3.0 PACKAGING INFORMATION

### 3.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2057-SN Rev B


### 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

### 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks





	MILLIMETERS						
Dimension	MIN	NOM	MAX				
Number of Terminals	N	8					
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.85	0.90			
Standoff	A1	0.00	0.03	0.05			
Terminal Thickness	A3		0.203 REF				
Overall Length	D	3.00 BSC					
Exposed Pad Length	D2	2.30	2.30 2.40				
Overall Width	E	3.00 BSC					
Exposed Pad Width	E2	1.50	1.60	1.70			
Terminal Width	b	0.25	0.25 0.30				
Terminal Length	L	0.35	0.35 0.40				
Terminal-to-Exposed-Pad	K	0.20	-				
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15			
Wettable Flank Step Cut Width	E3	-	0.04				

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

### 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **RECOMMENDED LAND PATTERN**

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	0.65 BSC				
Optional Center Pad Width	X2			1.70	
Optional Center Pad Length	Y2			2.50	
Contact Pad Spacing	С		3.00		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.80	
Contact Pad to Center Pad (X8)	G1	0.20			
Contact Pad to Contact Pad (X6)	G2	0.20			
Pin 1 Index Chamfer	СН	0.20			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		1.20		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

NOTES:

# APPENDIX A: REVISION HISTORY

### **Revision C (August 2019)**

The following is the list of modifications:

- 1. Updated TABLE 2-2: "Temperature Specifications".
- 2. Added test conditions at several parameters in **TABLE 2-1: "Electrical Characteristics"**.

### **Revision B (July 2017)**

The following is the list of modifications:

- 3. Added the new device ATA6564-GBQW0 and updated the related information across the document.
- 4. Updated ATA6564 Family Members Table.
- 5. Corrected TABLE 2-1: Electrical Characteristics.
- 6. Updated **TABLE 2-2: Temperature Specifica**tions.
- 7. Updated the VDFN8 package drawing and added a Grade 0 package example to **Section 3.1, Package Marking Information**.
- 8. Added a ATA6564-GBQW0 example to "Product Identification System" section.
- 9. Various typographical edits.

### Revision A (June 2017)

• Original release of this document.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

	v		·v·(1)	Y		v		Exa	ampl	es:		
PART NO. X Device Pac	<u>X</u> :kage <sup>-</sup>	Таре	and Ree	A Package classifica		x   es Temperati Range	ure	a)	ATA	6564	4-GAQW0:	ATA6564, 8-Lead SOIC, Tape and Reel, package according to RoHS, Temperature Grade 0
Device: Package:	ATA GA	.6564: =	М	igh-speed CAI ode CAN FD I d SOIC		iver with Silen	t	b)	ATA	6564	4-GBQW0:	ATA6564, 8-Lead VDFN, Tape and Reel, package according to RoHS, Temperature Grade 0
Tape and Reel Option:	GB Q	=	8-Lead	diameter Tap	e and Ree	el		c)	ATA	6564	1-GAQW1:	ATA6564, 8-Lead SOIC, Tape and Reel, package according to RoHS, Temperature Grade 1
Package directives classification:	w	=	Package	e according to	RoHS <sup>(2)</sup>			d)	ΑΤΑ	6564	4-GBQW1:	ATA6564, 8-Lead VDFN, Tape and Reel, package according to RoHS, Temperature Grade 1
Temperature Range:	01	=		ature Grade 0 ature Grade 1				P	lote		catalog part identifier is use not printed on your Microchi availability with RoHS complivature value of 0.099 and Chlorine ( ppm) total Bro any homoge concentration	I identifier only appears in the number description. This ed for ordering purposes and is the device package. Check with p Sales Office for package n the Tape and Reel option. ant, Maximum concentration % (900 ppm) for Bromine (Br) CI) and less than 0.15% (1500 mine (Br) and Chlorine (CI) in eneous material. Maximum value of 0.09% (900 ppm) for in any homogeneous material.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4978-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka

Japan - Tokyo Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Malaysia - Penang

Philippines - Manila

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Tel: 66-2-694-1351

China - Zhuhai