

## LIN Bus Device Family Including Voltage Regulator and LIN SBC with Compatible Footprint

### Features

- Supply Voltage up to 40V
- Operating Voltage  $V_{VS} = 5V$  to 28V
- Supply Current
  - Sleep mode: typically 9  $\mu A$
  - Silent mode: typically 47  $\mu A$
  - Very low current consumption at low supply voltages ( $2V < V_{VS} < 5.5V$ ): typically 130  $\mu A$
- Linear Low-Drop Voltage Regulator, 85 mA Current Capability:
  - MLC (multi-layer ceramic) capacitor with 0 $\Omega$  ESR
  - Normal, Fail-Safe and Silent mode
  - ATA663254:  $V_{VCC} = 5.0V, \pm 2\%$
  - ATA663231:  $V_{VCC} = 3.3V, \pm 2\%$
- Sleep Mode: VCC is Switched Off
- Active Mode:
  - ATA663203:  $V_{VCC} = 5.0V, \pm 2\%$
  - ATA663201:  $V_{VCC} = 3.3V, \pm 2\%$
- VCC Undervoltage Detection with Open Drain Reset Output (NRES, 4 ms Reset Time)
- Voltage Regulator is Short-Circuit and Overtemperature Protected
- LIN Physical Layer According to LIN 2.0, 2.1, 2.2, 2.2A, ISO 17987-7 and SAEJ2602-2
- Wake-Up Capability via LIN Bus (100  $\mu s$  Dominant)
- Wake-Up Source Recognition
- TXD Time-Out Timer
- Bus Pin is Overtemperature and Short-Circuit Protected Versus GND and Battery
- Advanced EMC and ESD Performance
- Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.3"
- Interference and Damage Protection According to ISO7637
- AEC-Q100 Qualified
- Packages:
  - 8-Lead 3 x 3 VDFN (all types) with wettable flanks (Moisture Sensitivity Level 1)
  - 8-Lead SOIC (only ATA663254)

**Note:** LIN SBC: LIN system basis chip including LIN transceiver and voltage regulator.

### Description


The ATA663201/03/31/54 device family includes two basic products: a LIN system basis chip (SBC) and a low-drop voltage regulator with compatible footprints.

The ATA663231/54 (SBC) is a fully-integrated LIN transceiver, designed according to the LIN specification 2.0, 2.1, 2.2, 2.2A, ISO 17987-7 and SAEJ2602-2, with a low-drop voltage regulator (3.3V/5V/85 mA). The combination of voltage regulator and bus transceiver makes it possible to develop simple but powerful slave nodes in LIN bus systems.

The ATA663231/54 is designed to handle the low-speed data communication in vehicles (for example, in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20 Kbaud. The bus output is designed to withstand high voltage. Sleep mode and Silent mode ensure minimized current consumption even in the case of a floating or a short-circuited LIN bus.

The ATA663201/03 (voltage regulator) is a fully integrated low-drop voltage regulator, with 3.3V/5V output voltage and 85 mA current capability. It is especially designed for the automotive environment. A key feature is that the current consumption is always below 170  $\mu A$  (without load), even if the supply voltage is below the regulator's nominal output voltage.

### Package Types




# ATA663201/03/31/54


**TABLE 1: ATA663201/03/31/54 FAMILY MEMBERS**

Device	Description
ATA663231	LIN-SBC with 3.3V regulator
ATA663254	LIN-SBC with 5V regulator
ATA663201	Voltage regulator 3.3V
ATA663203	Voltage regulator 5V

**Block Diagram LIN Transceiver with Integrated Voltage Regulator (SBC)**



## Block Diagram Voltage Regulator



# ATA663201/03/31/54

## 1.0 FUNCTIONAL DESCRIPTION

### 1.1 Physical Layer Compatibility

Since the LIN physical layer is independent of higher LIN layers (e.g., LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes based on earlier versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

### 1.2 Operating Modes

FIGURE 1-1: SBC OPERATING MODES





TABLE 1-1: SBC (ATA663254, ATA663231) OPERATING MODES

Operating Mode	Transceiver	V <sub>VCC</sub> (SBC Only)	LIN	TXD	RXD
Fail-Safe	OFF	3.3V/5V	Recessive	Signaling fail-safe sources (see Table 1-2)	
Normal	OFF	3.3V/5V	TXD-dependent	Follows data transmission	
Silent	OFF	3.3V/5V	Recessive	High	High
Sleep/Unpowered	OFF	0V	Recessive	Low	Low

**FIGURE 1-2: VOLTAGE REGULATOR OPERATING MODES**



## 1.2.1 NORMAL MODE (SBC ONLY)


This is the Normal transmitting and receiving mode of the LIN Interface, in accordance with LIN specification 2.x.

The VCC voltage regulator operates with a 3.3V/5V output voltage, with a low tolerance of  $\pm 2\%$  and a maximum output current of 85 mA. If an undervoltage condition occurs, NRES switches to low and the IC changes its state to Fail-Safe mode.

## 1.2.2 SILENT MODE (SBC ONLY)

A falling edge at EN while TXD is high switches the IC into Silent mode. The TXD signal has to be logic high during the mode select window. The transmission path is disabled in Silent mode. The voltage regulator is active. The overall supply current from  $V_{Bat}$  is a combination of the  $I_{VSSilent} = 47 \mu A$  plus the VCC regulator output current  $I_{VCC}$ .

**FIGURE 1-3: SWITCHING TO SILENT MODE**




In Silent mode, the internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in case the pin LIN is short-circuited to GND. Only a weak pull-up current (typically  $10 \mu A$ ) between the LIN pin and VS pin is present. Silent mode can be activated independently from the current level on pin LIN.

If an undervoltage condition occurs, NRES is switched to low and the Microchip SBC changes its state to Fail-Safe mode.

## 1.2.3 SLEEP MODE (SBC ONLY)

A falling edge at EN while TXD is low switches the IC into Sleep mode. The TXD signal has to be logic low during the mode select window (Figure 1-6).

**FIGURE 1-4: SWITCHING TO SLEEP MODE**



In order to avoid any influence to the LIN pin when switching into Sleep mode, it is possible to switch EN up to  $3.2 \mu s$  earlier to low than TXD. The easiest and best way to do this is by having two falling edges at TXD and EN at the same time.

In Sleep mode, the transmission path is disabled. Supply current from  $V_{Bat}$  is typically  $I_{VSsleep} = 9 \mu A$ . The VCC regulator is switched off; NRES and RXD are low. The internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in case the LIN pin is short-circuited to GND.

Only a weak pull-up current (typically  $10 \mu A$ ) between the LIN pin and the VS pin is present. The Sleep mode can be activated independently from the current level on the LIN pin.

Voltage below the LIN pre-wake detection  $V_{LINL}$  at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.

If the TXD pin is short-circuited to GND, it is possible to switch to Sleep mode via EN after  $t > t_{dom}$ .

## 1.2.4 FAIL-SAFE MODE (SBC ONLY)

The device automatically switches to Fail-Safe mode at system power-up. The voltage regulator is switched on. The NRES output remains low for  $t_{res} = 4 ms$  and causes the microcontroller to be reset. LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal mode. A low at NRES switches the IC into Fail-Safe mode directly. During Fail-Safe mode, the TXD pin is an output and, together with the RXD output pin, signals the Fail-Safe source.

If the device enters the Fail-Safe mode coming from the Normal mode ( $EN = 1$ ) due to a VS undervoltage condition ( $V_{VS} < V_{VS\_th\_N\_F\_down}$ ), it is possible to switch into sleep or silent mode by a falling edge at the EN input. With this feature the current consumption can be further reduced.

A wake-up event from either Silent or Sleep mode is signaled to the microcontroller using the RXD pin and the TXD pin. A VS undervoltage condition is also signaled at these two pins. The coding is shown in Table 1-2.

A wake-up event switches the IC to Fail-Safe mode.

**TABLE 1-2: SIGNALING IN FAIL-SAFE MODE**

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
$V_{S_{th}}$ (battery) undervoltage detection ( $V_{VS} < 3.9V$ )	High	Low

## 1.3 Wake-Up Scenarios from Silent Mode or Sleep Mode


### 1.3.1 REMOTE WAKE-UP VIA LIN BUS

#### 1.3.1.1 Remote Wake-Up from Silent Mode (SBC only)

A remote wake-up from Silent mode is only possible if TXD is high. A voltage less than the LIN pre-wake detection  $V_{LINL}$  at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A

falling edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ( $>t_{bus}$ ) and the following rising edge at pin LIN (see [Figure 1-5](#)) result in a remote wake-up request. The device switches from Silent mode to Fail-Safe mode, the VCC voltage regulator remains activated and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin and TXD pin (strong pull-down at TXD). EN high can be used to switch directly to Normal mode.

**FIGURE 1-5: LIN WAKE-UP FROM SILENT MODE**




#### 1.3.1.2 Remote Wake-Up from Sleep Mode (SBC only)

A falling edge at the LIN pin followed by a dominant bus level maintained for a certain period of time ( $>t_{bus}$ ) and a following rising edge at the LIN pin result in a remote wake-up request, causing the device to switch from Sleep mode to Fail-Safe mode.

The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at RXD and TXD (strong pull-down at TXD) (see [Figure 1-6](#)).

EN high can be used to switch directly from Sleep/Silent mode to Fail-Safe mode. If EN is still high after VCC ramp-up and undervoltage reset time, the IC switches to Normal mode.

**FIGURE 1-6: LIN WAKE-UP FROM SLEEP MODE**



### 1.3.2 WAKE-UP SOURCE RECOGNITION (SBC ONLY)

The device can distinguish between different wake-up sources. The wake-up source can be read on the TXD and RXD pin in Fail-Safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is in Normal mode.

**TABLE 1-3: SIGNALING IN FAIL-SAFE MODE**

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
$V_{VS_{th}}$ (battery) undervoltage detection ( $V_{VS} < 3.9V$ )	High	Low

### 1.4 Behavior Under Low Supply Voltage Condition


After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor used in the application (see [Figure 1-14](#)). If  $V_{VS}$  is higher than the minimum VS operation threshold  $V_{VS_{th\_U\_F\_up}}$ , the IC mode changes from unpowered mode to Fail-Safe mode. As soon as  $V_{VS}$  exceeds the undervoltage threshold  $V_{VS_{th\_F\_N\_up}}$ , the LIN transceiver can be activated.

The VCC output voltage reaches its nominal value after  $t_{VCC}$ . This parameter depends on the externally applied VCC capacitor and the load. The NRES output is low for the reset time delay  $t_{reset}$ . No mode change is possible during this time  $t_{reset}$ .


The behavior of VCC, NRES and VS is shown in [Figures 1-7 to Figure 1-10](#) (ramp-up and ramp-down).




**FIGURE 1-7: VCC AND NRES VERSUS VS (RAMP-UP) FOR 3.3V (SBC AND VOLTAGE REGULATOR)**




**FIGURE 1-8: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR 3.3V (SBC AND VOLTAGE REGULATOR)**



**FIGURE 1-9: VCC AND NRES VERSUS VS (RAMP-UP) FOR 5V (SBC AND VOLTAGE REGULATOR)**



**FIGURE 1-10: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR 5V (SBC AND VOLTAGE REGULATOR)**



The upper graphs are only valid if the VS ramp-up and ramp-down times are much slower than the VCC ramp-up time  $t_{VCC}$  and the NRES delay time  $t_{reset}$ .

If during Sleep mode the voltage level of  $V_{VS}$  drops below the undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typical 4.3V), the operation mode is not changed and no wake-up is possible. The IC switches to unpowered mode only if the supply voltage on pin VS drops below the VS operation threshold  $V_{VS\_th\_U\_down}$  (typical 2.05V).

If during Silent mode the VCC voltage drops below the VCC undervoltage threshold  $V_{VCC\_th\_uv\_down}$ , the IC switches into Fail-Safe mode. If the supply voltage on pin VS drops below the VS operation threshold  $V_{VS\_th\_U\_down}$  (typical 2.05V), the IC switches to unpowered mode.

If during Normal mode the voltage level on the VS pin drops below the VS undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typical 4.3V), the IC switches to Fail-Safe mode. This means the LIN transceiver is disabled in order to avoid malfunctions or false bus messages. The voltage regulator remains active.


- **For 3.3V SBC:** In this undervoltage situation it is possible to switch the device into Sleep mode or Silent mode by a falling edge at the EN input. For this feature, switching into these two current saving modes is always guaranteed, allowing current consumption to be reduced even further. When the VCC voltage drops below the VCC undervoltage threshold  $V_{VCC\_th\_uv\_down}$  (typical 2.6V) the IC switches into Fail-Safe mode.
- **For 5V SBC:** Because of the VCC undervoltage condition in this situation, the IC is in Fail-Safe mode and can be switched into Sleep mode only. The IC switches into unpowered mode only when the supply voltage  $V_{VS}$  drops below the operation threshold  $V_{VS\_th\_U\_down}$  (typical 2.05V).

# ATA663201/03/31/54

The current consumption of the SBC in Silent mode or in Fail-Safe mode and the one of the voltage regulator is always below 170  $\mu\text{A}$ , even when the supply voltage  $V_{\text{VS}}$  is lower than the regulator's nominal output voltage  $V_{\text{VCC}}$ .

## 1.5 Voltage Regulator

FIGURE 1-11: VOLTAGE REGULATOR: SUPPLY VOLTAGE RAMP-UP AND RAMP-DOWN



The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use a MLC capacitor with a minimum capacitance of 1.8  $\mu\text{F}$  together with a 100 nF ceramic capacitor. Depending on the application, the values of these capacitors can be modified by the customer.


During a short circuit at VCC, the output limits the output current to  $I_{\text{VCClim}}$ . Because of undervoltage, NRES switches to low and sends a reset to the microcontroller. If the chip temperature exceeds the value  $T_{\text{VCCoff}}$ , the VCC output switches off. The chip cools down and, after a hysteresis of  $T_{\text{hys}}$ , switches the output on again.

When the ATA663201/03/31/54 in the 8-Lead VDFN package is being soldered onto the Printed Circuit Board (PCB) it is mandatory to connect the heat slug with a wide GND plate on the printed board to get a good heat sink.

The main power dissipation of the IC is created from the VCC output current  $I_{\text{VCC}}$ , which is needed for the application.

Figure 1-12 shows the safe operating area of the ATA663201/03/31/54 in the 8-Lead VDFN package.


**FIGURE 1-12: 8-LEAD VDFN PACKAGE POWER DISSIPATION: SAFE OPERATING AREA: REGULATOR'S OUTPUT CURRENT  $I_{VCC}$  VERSUS SUPPLY VOLTAGE  $V_{VS}$  AT DIFFERENT AMBIENT TEMPERATURES ( $R_{thvJA} = 50K/W$  ASSUMED)**



When the ATA663254 in its special 8-Lead SOIC package (fused lead frame to pin 5) is being soldered on to the PCB, it is mandatory to connect pin 5 with a wide GND plate on the printed board to get a good heat sink.

Figure 1-13 shows the safe operating area of the ATA663254 in the 8-Lead SOIC package.

**FIGURE 1-13: 8-LEAD SOIC PACKAGE POWER DISSIPATION: SAFE OPERATING AREA: REGULATOR'S OUTPUT CURRENT  $I_{VCC}$  VERSUS SUPPLY VOLTAGE  $V_{VS}$  AT DIFFERENT AMBIENT TEMPERATURES ( $R_{thvJA} = 80K/W$  ASSUMED)**



# ATA663201/03/31/54

## 1.6 Pin Descriptions

The descriptions of the pins are listed in [Table 1-4](#).

**TABLE 1-4: PIN FUNCTION TABLE**

ATA663201	ATA663203	ATA663231	ATA663254	Symbol	Description
3 x 3 VDFN	3 x 3 VDFN	3 x 3 VDFN	3 x 3 VDFN/ SOIC		
—	—	1	1	RXD	Receive Data Output
—	—	2	2	EN	Enables Normal Mode if the Input is High
3	3	3	3	NRES	VCC Undervoltage Output, Open Drain, Low at Reset
—	—	4	4	TXD	Transmit Data Input
5	5	5	5	GND	Ground
6	6	6	6	LIN	LIN Bus Line Input/Output
—	—	7	7	VS	Supply Voltage
8	8	8	8	VCC	Output Voltage Regulator 3.3V/5V/85 mA
1,2,4,6	1,2,4,6	—	—	NC	Not Connected
EP	EP	EP	EP	EP	Exposed Thermal Pad, Internally Connected to the GND pin ( <a href="#">Note 1</a> )

**Note 1:** Only for the VDFN package.

### 1.6.1 OUTPUT PIN (RXD) (SBC ONLY)

In Normal mode this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a high level at RXD; LIN low (dominant state) is indicated by a low level at RXD.

The output is a push-pull stage switching between VCC and GND. The AC characteristics are measured by an external load capacitor of 20 pF.

In Silent mode, the RXD output switches to high.

### 1.6.2 ENABLE INPUT PIN (EN) (SBC ONLY)

The enable input pin controls the operating mode of the device. If EN is high, the circuit is in Normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V/5V/85 mA output capability.

If EN is switched to low while TXD is still high, the device is forced to Silent mode. No data transmission is then possible, and current consumption is reduced to  $I_{V_{SS} \text{ silent}}$  typical 47  $\mu\text{A}$ . The VCC regulator retains its full functionality.

If EN is switched to low while TXD is low, the device is forced to Sleep mode. No data transmission is possible and the voltage regulator is switched off.

The EN pin provides a pull-down resistor to force the transceiver into Recessive mode if EN is disconnected.

### 1.6.3 UNDERVOLTAGE RESET OUTPUT (NRES)

If the VCC voltage falls below the undervoltage detection threshold  $V_{VCC, th, uv, down}$ , NRES switches to low after  $t_{res, f}$ . The NRES stays low even if  $V_{VCC} = 0\text{V}$  because NRES is internally driven from the VS voltage. If the VS voltage ramps down, NRES stays low until  $V_{VS} < 1.5\text{V}$  and then becomes highly impedant.

The implemented undervoltage delay keeps NRES low for  $t_{Reset} = 4\text{ ms}$  after  $V_{VCC}$  reaches its nominal value.

## 1.6.4 INPUT/OUTPUT (TXD) (SBC ONLY)

In Normal mode, the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is turned off and the bus is in the recessive state. If the TXD pin stays at GND level while switching into Normal mode, it must be pulled to high level longer than 10  $\mu$ s before the LIN driver can be activated. This feature prevents the bus line from being accidentally driven to dominant state after the Normal mode has been activated (also in case of a short circuit at TXD to GND). During Fail-Safe mode, this pin is used as output and signals the fail-safe source.

The TXD input has an internal pull-up resistor.

An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than  $t_{dom} > 20$  ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (> 10  $\mu$ s).

## 1.6.5 GROUND PIN (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It is able to handle a ground shift of up to 11.5% of  $V_{VS}$ .

## 1.6.6 BUS PIN (LIN) (SBC ONLY)

A low-side driver with internal current limitation and thermal shutdown as well as an internal pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to  $V_S$ , even in the event of a GND shift or  $V_{Bat}$  disconnection. The LIN receiver thresholds comply with the LIN protocol specification.

The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope-controlled.

During a short circuit at LIN to  $V_{Bat}$ , the output limits the output current to  $I_{BUS\_LIM}$ . Due to the power dissipation, the chip temperature exceeds  $T_{LINoff}$  and the LIN output is switched off. The chip cools down and after a hysteresis of  $T_{hys}$ , switches the output on again. RXD stays on high because LIN is high. The VCC regulator works independently during LIN overtemperature switch-off.

During a short circuit from LIN to GND, the IC can be switched into Sleep or Silent mode and even in this case the current consumption is lower than 100  $\mu$ A in Sleep mode and lower than 120  $\mu$ A in Silent mode. If the short-circuit disappears, the IC starts with a remote wake-up.

The reverse current is <2  $\mu$ A at pin LIN during loss of  $V_{Bat}$ . This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.

## 1.6.7 SUPPLY PIN (VS)

LIN operating voltage is  $V_{VS} = 5V$  to 28V. Undervoltage detection is implemented to disable transmission if  $V_{VS}$  falls below typical 4.5V, thereby avoiding false bus messages. After switching on  $V_{VS}$ , the IC starts in Fail-Safe mode and the voltage regulator is switched on.

The supply current in Sleep mode is typically 9  $\mu$ A and 47  $\mu$ A in Silent mode.

## 1.6.8 VOLTAGE REGULATOR OUTPUT PIN (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads up to 85 mA, supplying the microcontroller and other ICs on the PCB and is protected against overload by means of current limitation and overtemperature shutdown. Furthermore, the output voltage is monitored and causes a reset signal at the NRES output pin if it drops below a defined threshold  $V_{VCC\_th\_uv\_down}$ .



## 2.0 ELECTRICAL CHARACTERISTICS

### 2.1 Absolute Maximum Ratings†

Supply Voltage ( $V_{VS}$ ).....	-0.3V to +40V
$V_{VS}$ , Pulse Time $\leq$ 500 ms, $T_{amb} = +25^{\circ}\text{C}$ , Output Current $I_{VCC} \leq 85$ mA .....	+40V
$V_{VS}$ , Pulse Time $\leq$ 2 min, $T_{amb} = +25^{\circ}\text{C}$ , Output Current $I_{VCC} \leq 85$ mA .....	+28V
Logic Pins:	
Voltage Level (RXD, TXD, EN, NRES) ( $V_{Logic}$ ).....	-0.3 to +5.5V
Output DC Currents ( $I_{Logic}$ ) .....	-5 mA to +5 mA
LIN:	
DC Voltage ( $V_{LIN}$ ).....	-27V to +40V
Pulse Time $<$ 500 ms ( $V_{LIN}$ ).....	+43.5V
VCC:	
DC Voltage ( $V_{VCC}$ ).....	-0.3V to +5.5V
DC Input Current ( $I_{VCC}$ ) .....	+200 mA
ESD according to IBEE LIN EMC; test specification 1.0 following IEC 61000-4-2	
Pin VS, LIN to GND (with external circuitry, according to applications diagram) .....	$\pm 6$ kV
ESD HBM following STM5.1 with 1.5 k $\Omega$ /100 pF	
Pin VS, LIN to GND .....	$\pm 6$ kV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002).....	$\pm 3$ kV
CDM ESD STM 5.3.1 .....	$\pm 750$ V
Machine Model ESD AEC-Q100-RevF(003).....	$\pm 200$ V
Virtual Junction Temperature ( $T_{VJ}$ ).....	-40 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$
Storage Temperature ( $T_{stg}$ ) .....	-55 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$

† **NOTICE:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device, at those or any other conditions above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# ATA663201/03/31/54

## ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, all values are specified for $5V < V_{VS} < 28V$ , $-40^{\circ}\text{C} < T_{VJ} < +150^{\circ}\text{C}$ and refer to the GND pin.							
No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>1</b>	<b>VS Pin</b>						
1.1	Nominal DC Voltage Range	VS	5	13.5	28	V	
1.2	Supply Current in Sleep Mode	$I_{VSsleep}$	6	9	12	$\mu\text{A}$	Sleep mode $V_{LIN} > V_{VS} - 0.5\text{V}$ $V_{VS} < 14\text{V}$ , $T = +27^{\circ}\text{C}$ <b>(Note 1)</b>
		$I_{VSsleep}$	3	10	15	$\mu\text{A}$	Sleep mode $V_{LIN} > V_{VS} - 0.5\text{V}$ $V_{VS} < 14\text{V}$
		$I_{VSsleep\_short}$	20	50	100	$\mu\text{A}$	Sleep mode, $V_{LIN} = 0\text{V}$ bus shorted to GND $V_{VS} < 14\text{V}$
1.3	Supply Current in Silent Mode (SBC) /Active Mode (Voltage Regulator)	$I_{VSsilent}$	30	47	58	$\mu\text{A}$	Bus recessive $5.5\text{V} < V_{VS} < 14\text{V}$ without load at VCC $T = +27^{\circ}\text{C}$ <b>(Note 1)</b>
		$I_{VSsilent}$	30	50	64	$\mu\text{A}$	Bus recessive $5.5\text{V} < V_{VS} < 14\text{V}$ without load at VCC
		$I_{VSsilent}$	50	130	170	$\mu\text{A}$	Bus recessive $2.0\text{V} < V_{VS} < 5.5\text{V}$ without load at VCC
		$I_{VSsilent\_short}$	50	80	120	$\mu\text{A}$	Silent mode $5.5\text{V} < V_{VS} < 14\text{V}$ bus shorted to GND without load at VCC
1.4	Supply Current in Normal Mode	$I_{VSrec}$	150	230	300	$\mu\text{A}$	Bus recessive $V_{VS} < 14\text{V}$ without load at VCC
1.5	Supply Current in Normal Mode	$I_{VSdom}$	200	700	950	$\mu\text{A}$	Bus dominant (internal LIN pull-up resistor active) $V_{VS} < 14\text{V}$ without load at VCC
1.6	Supply Current in Fail-Safe Mode	$I_{VSfail}$	40	55	80	$\mu\text{A}$	Bus recessive $5.5\text{V} < V_{VS} < 14\text{V}$ without load at VCC
		$I_{VSfail}$	50	130	170	$\mu\text{A}$	Bus recessive $2.0\text{V} < V_{VS} < 5.5\text{V}$ without load at VCC
1.7	VS Undervoltage Threshold (Switching from Normal to Fail-Safe Mode)	$V_{VS\_th\_U\_down}$	3.9	4.3	4.7	V	Decreasing supply voltage
		$V_{VS\_th\_U\_up}$	4.1	4.6	4.9	V	Increasing supply voltage
1.8	VS Undervoltage Hysteresis	$V_{VS\_hys\_F\_N}$	0.1	0.25	0.4	V	



**ELECTRICAL CHARACTERISTICS (CONTINUED)**

<b>Electrical Characteristics:</b> Unless otherwise indicated, all values are specified for $5V < V_{VS} < 28V$ , $-40^{\circ}\text{C} < T_{VJ} < +150^{\circ}\text{C}$ and refer to the GND pin.							
No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
1.9	VS Operation Threshold (Switching to Unpowered Mode)	$V_{VS\_th\_U\_down}$	1.9	2.05	2.3	V	Switch to unpowered mode
		$V_{VS\_th\_U\_up}$	2.0	2.25	2.4	V	Switch from unpowered to Fail-Safe mode
1.10	VS Undervoltage Hysteresis	$V_{VS\_hys\_U}$	0.1	0.2	0.3	V	
<b>2</b>	<b>RXD Output Pin (only SBC)</b>						
2.1	Low-Level Output Sink Capability	$V_{RXDL}$	—	0.2	0.4	V	Normal mode, $V_{LIN} = 0V$ , $I_{RXD} = 2\text{ mA}$
2.2	High-Level Output Source Capability	$V_{RXDH}$	$V_{VCC} - 0.4V$	$V_{VCC} - 0.2V$	—	V	Normal mode $V_{LIN} = V_{VS}$ , $I_{RXD} = -2\text{ mA}$
<b>3</b>	<b>TXD Input/Output Pin (only SBC)</b>						
3.1	Low-Level Voltage Input	$V_{TXDL}$	-0.3	—	+0.8	V	
3.2	High-Level Voltage Input	$V_{TXDH}$	2	—	$V_{VCC} + 0.3V$	V	
3.3	Pull-Up Resistor	$R_{TXD}$	40	70	100	k $\Omega$	$V_{TXD} = 0V$
3.4	High-Level Leakage Current	$I_{TXD}$	-3	—	+3	$\mu\text{A}$	$V_{TXD} = V_{VCC}$
3.7	Low-Level Output Sink Current at LIN Wake-Up Request	$I_{TXD}$	2	2.5	8	mA	Fail-Safe mode $V_{LIN} = V_{VS}$ , $V_{TXD} = 0.4V$
<b>4</b>	<b>EN Input Pin (only SBC)</b>						
4.1	Low-Level Voltage Input	$V_{ENL}$	-0.3	—	+0.8	V	
4.2	High-Level Voltage Input	$V_{ENH}$	2	—	$V_{VCC} + 0.3V$	V	
4.3	Pull-Down Resistor	$R_{EN}$	50	125	200	k $\Omega$	$V_{EN} = V_{VCC}$
4.4	Low-Level Input Current	$I_{EN}$	-3	—	+3	$\mu\text{A}$	$V_{EN} = 0V$
<b>5</b>	<b>NRES Open Drain Output Pin</b>						
5.1	Low-Level Output Voltage	$V_{NRESL}$		0.2	0.4	V	$V_{VS} \geq 5.5V$ , $I_{NRES} = 2\text{ mA}$
5.2	Undervoltage Reset Time	$t_{Reset}$	2	4	6	ms	$V_{VS} \geq 5.5V$ , $C_{NRES} = 20\text{ pF}$
5.3	Reset Debounce Time for Falling Edge	$t_{res\_f}$	0.5	—	10	$\mu\text{s}$	$V_{VS} \geq 5.5V$ , $C_{NRES} = 20\text{ pF}$
5.4	Switch Off Leakage Current	$I_{NRES\_L}$	-3	—	+3	$\mu\text{A}$	$V_{NRES} = 5.5V$

# ATA663201/03/31/54

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, all values are specified for $5V < V_{VS} < 28V$ , $-40^{\circ}\text{C} < T_{VJ} < +150^{\circ}\text{C}$ and refer to the GND pin.							
No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>8 VCC Voltage Regulator (3.3V)</b>							
8.1	Output Voltage $V_{VCC}$	$V_{VCCnor}$	3.234	—	3.366	V	$4V < V_{VS} < 18V$ (0 mA to 50 mA)
		$V_{VCCnor}$	3.234	—	3.366	V	$4.5V < V_{VS} < 18V$ (0 mA to 85 mA) <a href="#">(Note 2)</a>
8.2	Output Voltage $V_{VCC}$ at Low $V_{VS}$	$V_{VCClow}$	$V_{VS} - V_D$	—	3.366	V	$3V < V_{VS} < 4V$
8.3	Regulator Drop Voltage	$V_{D1}$	—	100	150	mV	$V_{VS} > 3V$ , $I_{VCC} = -15\text{ mA}$
8.4	Regulator Drop Voltage	$V_{D2}$	—	300	500	mV	$V_{VS} > 3V$ , $I_{VCC} = -50\text{ mA}$
8.5	Line Regulation Maximum	$VCC_{line}$	—	0.1	0.2	%	$4V < V_{VS} < 18V$
8.6	Load Regulation Maximum	$VCC_{load}$	—	0.1	0.5	%	$5\text{ mA} < I_{VCC} < 50\text{ mA}$
8.7	Output Current Limitation	$I_{VCClim}$	—	-180	-120	mA	$V_{VS} > 4V$
8.8	Load Capacity	$C_{load}$	1.8	2.2	—	$\mu\text{F}$	MLC capacitor <a href="#">(Note 3)</a>
8.9	VCC Undervoltage Threshold (NRES ON)	$V_{VCC\_th\_uv\_down}$	2.3	2.5	2.8	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES OFF)	$V_{VCC\_th\_uv\_up}$	2.5	2.6	2.9	V	Referred to VCC $V_{VS} > 4V$
8.10	Hysteresis of VCC Undervoltage Threshold	$V_{VCC\_hys\_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 4V$
8.11	Ramp-Up Time $V_{VS} > 4V$ to $V_{VCC} = 3.3V$	$t_{VCC}$	1	1.5	ms	A	$C_{VCC} = 2.2\ \mu\text{F}$ $I_{load} = -5\text{ mA}$ at VCC
<b>9 VCC Voltage Regulator (5V)</b>							
9.1	Output Voltage $V_{VCC}$	$V_{VCCnor}$	4.9	—	5.1	V	$5.5V < V_{VS} < 18V$ (0 mA to 50 mA)
		$V_{VCCnor}$	4.9	—	5.1	V	$6V < V_{VS} < 18V$ (0 mA to 85 mA) <a href="#">(Note 2)</a>
9.2	Output Voltage $V_{VCC}$ at Low $V_{VS}$	$V_{VCClow}$	$V_{VS} - V_D$	—	5.1	V	$4V < V_{VS} < 5.5V$
9.3	Regulator Drop Voltage	$V_{D1}$	—	100	200	mV	$V_{VS} > 4V$ , $I_{VCC} = -20\text{ mA}$
9.4	Regulator Drop Voltage	$V_{D1}$	—	300	500	mV	$V_{VS} > 4V$ , $I_{VCC} = -50\text{ mA}$
9.5	Regulator Drop Voltage	$V_{D3}$	—	—	150	mV	$V_{VS} > 3.3V$ , $I_{VCC} = -15\text{ mA}$
9.6	Line Regulation Maximum	$VCC_{line}$	—	0.1	0.2	%	$5.5V < V_{VS} < 18V$

## ELECTRICAL CHARACTERISTICS (CONTINUED)

<b>Electrical Characteristics:</b> Unless otherwise indicated, all values are specified for $5V < V_{VS} < 28V$ , $-40^{\circ}C < T_{VJ} < +150^{\circ}C$ and refer to the GND pin.							
No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
9.7	Load Regulation Maximum	$V_{CCload}$	—	0.1	0.5	%	$5\text{ mA} < I_{VCC} < 50\text{ mA}$
9.8	Output Current Limitation	$I_{VCClim}$	—	-180	-120	mA	$V_{VS} > 5.5V$
9.9	Load Capacity	$C_{load}$	1.8	2.2	—	$\mu\text{F}$	MLC capacitor ( <b>Note 3</b> )
9.10	VCC Undervoltage Threshold (NRES ON)	$V_{VCC\_th\_uv\_down}$	4.2	4.4	4.6	V	Referred to VCC $V_{VS} > 4V$
	VCC Undervoltage Threshold (NRES OFF)	$V_{VCC\_th\_uv\_up}$	4.3	4.6	4.8	V	Referred to VCC $V_{VS} > 4V$
9.11	Hysteresis of Undervoltage Threshold	$V_{VCC\_hys\_uv}$	100	200	300	mV	Referred to VCC $V_{VS} > 5.5V$
9.12	Ramp-Up Time $V_{VS} > 5.5V$ to $V_{VCC} = 5V$	$t_{VCC}$	—	1	1.5	ms	$C_{VCC} = 2.2\ \mu\text{F}$ $I_{load} = -5\text{ mA}$ at VCC
<b>10</b>	<b>LIN Bus Driver (only SBC): Bus Load Conditions:</b> <b>Load 1 (small): 1 nF, 1 k<math>\Omega</math>; Load 2 (large): 10 nF, 500<math>\Omega</math>; <math>C_{RXD} = 20\text{ pF}</math>, Load 3 (medium): 6.8 nF, 660<math>\Omega</math> characterized on samples 12.7 and 12.8 specifies the timing parameters for proper operation at 20 kb/s and 12.9 and 12.10 at 10.4 kb/s</b>						
10.1	Driver Recessive Output Voltage	$V_{BUSrec}$	$0.9 \times V_{VS}$	—	$V_{VS}$	V	Load1/Load2
10.2	Driver Dominant Voltage	$V_{LoSUP}$	—	—	1.2	V	$V_{VS} = 7V$ $R_{load} = 500\ \Omega$
10.3	Driver Dominant Voltage	$V_{HiSUP}$	—	—	2	V	$V_{VS} = 18V$ $R_{load} = 500\ \Omega$
10.4	Driver Dominant Voltage	$V_{LoSUP\_1k}$	0.6	—	—	V	$V_{VS} = 7V$ $R_{load} = 1000\ \Omega$
10.5	Driver Dominant Voltage	$V_{HiSUP\_1k}$	0.8	—	—	V	$V_{VS} = 18V$ $R_{load} = 1000\ \Omega$
10.6	Pull-Up Resistor to VS	$R_{LIN}$	20	30	47	k $\Omega$	The serial diode is mandatory
10.7	Voltage Drop at the Serial Diodes	$V_{SerDiode}$	0.4	—	1.0	V	In pull-up path with $R_{slave}$ $I_{SerDiode} = 10\text{ mA}$ ( <b>Note 3</b> )
10.8	LIN Current Limitation $V_{BUS} = V_{BAT\_MAX}$	$I_{BUS\_LIM}$	40	120	200	mA	
10.9	Input Leakage Current at the Receiver Including Pull-Up Resistor as Specified	$I_{BUS\_PAS\_dom}$	-1	-0.35	—	mA	Input leakage current driver off $V_{BUS} = 0V$ $V_{BAT} = 12V$

# ATA663201/03/31/54

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, all values are specified for $5V < V_{VS} < 28V$ , $-40^{\circ}C < T_{VJ} < +150^{\circ}C$ and refer to the GND pin.							
No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
10.10	Leakage Current LIN Recessive	$I_{BUS\_PAS\_rec}$	—	10	20	$\mu A$	Driver off $8V < V_{BAT} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \geq V_{BAT}$
10.11	Leakage Current when the control unit is disconnected from ground. Loss of local ground must not affect communication in the residual network.	$I_{BUS\_NO\_gnd}$	-10	+0.5	+10	$\mu A$	$GND_{Device} = V_{VS}$ $V_{Bat} = 12V$ $0V < V_{BUS} < 18V$
10.12	Leakage current at disconnected battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	$I_{BUS\_NO\_bat}$	—	0.1	2	$\mu A$	$V_{Bat}$ disconnected $V_{SUP\_Device} = GND$ $0V < V_{BUS} < 18V$
10.13	Capacitance on Pin LIN to GND	$C_{LIN}$	—	—	20	pF	<b>Note 3</b>
<b>11</b>	<b>LIN Bus Receiver (only SBC)</b>						
11.1	Center of Receiver Threshold	$V_{BUS\_CNT}$	$0.475 \times V_{VS}$	$0.5 \times V_{VS}$	$0.525 \times V_{VS}$	V	$V_{BUS\_CNT} = (V_{th\_dom} + V_{th\_rec})/2$
11.2	Receiver Dominant State	$V_{BUSdom}$	-27	—	$0.4 \times V_{VS}$	V	$V_{EN} = 5V/3.3V$
11.3	Receiver Recessive State	$V_{BUSrec}$	$0.6 \times V_{VS}$	—	40	V	$V_{EN} = 5V/3.3V$
11.4	Receiver Input Hysteresis	$V_{BUShys}$	$0.028 \times V_{VS}$	$0.1 \times V_{VS}$	$0.175 \times V_{VS}$	V	$V_{hys} = V_{th\_rec} - V_{th\_dom}$
11.5	Pre-Wake Detection LIN High-Level Input Voltage	$V_{LINH}$	$V_{VS} - 2V$	—	$V_{VS} + 0.3V$	V	
11.6	Pre-Wake Detection LIN Low-Level Input Voltage	$V_{LINL}$	-27	—	$V_{VS} - 3.3V$	V	Activates the LIN receiver
<b>12</b>	<b>Internal Timers (only SBC)</b>						
12.1	Dominant Time for Wake-Up via LIN Bus	$t_{bus}$	50	100	150	$\mu s$	$V_{LIN} = 0V$

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise indicated, all values are specified for  $5V < V_{VS} < 28V$ ,  $-40^{\circ}\text{C} < T_{VJ} < +150^{\circ}\text{C}$  and refer to the GND pin.

No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
12.2	Time Delay for Mode Change from Fail-Safe into Normal Mode via EN Pin	$t_{\text{norm}}$	5	15	20	$\mu\text{s}$	$V_{\text{EN}} = 5V/3.3V$
12.3	Time Delay for Mode Change from Normal Mode to Sleep Mode via EN Pin	$t_{\text{sleep}}$	5	15	20	$\mu\text{s}$	$V_{\text{EN}} = 0V$
12.5	TXD Dominant Time-Out Time	$t_{\text{dom}}$	20	40	60	ms	$V_{\text{TXD}} = 0V$
12.6	Time Delay for Mode Change from Silent Mode into Normal Mode via EN Pin	$t_{\text{s}_n}$	5	15	40	$\mu\text{s}$	$V_{\text{EN}} = 5V/3.3V$
12.7	Duty Cycle 1	D1	0.396	—	—	—	$TH_{\text{Rec(max)}} = 0.744 \times V_{\text{VS}}$ $TH_{\text{Dom(max)}} = 0.581 \times V_{\text{VS}}$ $V_{\text{VS}} = 7.0V \text{ to } 18V$ $t_{\text{Bit}} = 50 \mu\text{s}$ $D1 = t_{\text{bus\_rec(min)}} / (2 \times t_{\text{Bit}})$
12.8	Duty Cycle 2	D2	—	—	0.581	—	$TH_{\text{Rec(min)}} = 0.422 \times V_{\text{VS}}$ $TH_{\text{Dom(min)}} = 0.284 \times V_{\text{VS}}$ $V_{\text{VS}} = 7.6V \text{ to } 18V$ $t_{\text{Bit}} = 50 \mu\text{s}$ $D2 = t_{\text{bus\_rec(max)}} / (2 \times t_{\text{Bit}})$
12.9	Duty Cycle 3	D3	0.417	—	—	—	$TH_{\text{Rec(max)}} = 0.778 \times V_{\text{VS}}$ $TH_{\text{Dom(max)}} = 0.616 \times V_{\text{VS}}$ $V_{\text{VS}} = 7.0V \text{ to } 18V$ $t_{\text{Bit}} = 96 \mu\text{s}$ $D3 = t_{\text{bus\_rec(min)}} / (2 \times t_{\text{Bit}})$
12.10	Duty Cycle 4	D4	—	—	0.590	—	$TH_{\text{Rec(min)}} = 0.389 \times V_{\text{VS}}$ $TH_{\text{Dom(min)}} = 0.251 \times V_{\text{VS}}$ $V_{\text{VS}} = 7.6V \text{ to } 18V$ $t_{\text{Bit}} = 96 \mu\text{s}$ $D4 = t_{\text{bus\_rec(max)}} / (2 \times t_{\text{Bit}})$
12.11	Slope Time Falling and Rising Edge at LIN	$t_{\text{SLOPE\_fall}}$ $t_{\text{SLOPE\_rise}}$	3.5	—	22.5	$\mu\text{s}$	$V_{\text{VS}} = 7.0V \text{ to } 18V$


## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise indicated, all values are specified for  $5V < V_{VS} < 28V$ ,  $-40^{\circ}C < T_{VJ} < +150^{\circ}C$  and refer to the GND pin.

No.	Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>13</b>	<b>Receiver Electrical AC Parameters of the LIN Physical Layer (only SBC)</b> <b>LIN Receiver, RXD Load Conditions: <math>C_{RXD} = 20\text{ pF}</math></b>						
13.1	Propagation Delay of Receiver	$t_{rx\_pd}$	—	—	6	$\mu\text{s}$	$V_{VS} = 7.0V$ to $18V$ $t_{rx\_pd} = \max(t_{rx\_pdr}, t_{rx\_pdf})$
13.2	Symmetry of Receiver Propagation Delay Rising Edge Minus Falling Edge	$t_{rx\_sym}$	-2	—	+2	$\mu\text{s}$	$V_{VS} = 7.0V$ to $18V$ $t_{rx\_sym} = t_{rx\_pdr} - t_{rx\_pdf}$

- Note 1:** 100% correlation tested  
**Note 2:** Characterized on samples  
**Note 3:** Design parameter

**FIGURE 2-1: DEFINITION OF BUS TIMING CHARACTERISTICS**



## TEMPERATURE SPECIFICATIONS 8-LEAD VDFN

Parameters	Sym.	Min.	Typ.	Max.	Unit
Thermal Resistance Virtual Junction to Exposed Thermal Pad	$R_{thvJC}$	—	10	—	K/W
Thermal Resistance Virtual Junction to Ambient, where Exposed Thermal Pad is Soldered to PCB according to JEDEC	$R_{thvJA}$	—	50	—	K/W
Thermal Shutdown of VCC Regulator	$T_{VCCoff}$	+150	+165	+180	°C
Thermal Shutdown of LIN Output	$T_{LINoff}$	+150	+165	+180	°C
Thermal Shutdown Hysteresis	$T_{hys}$	—	+10	—	°C

## TEMPERATURE SPECIFICATIONS 8-LEAD SOIC


Parameters	Sym.	Min.	Typ.	Max.	Unit
Thermal Resistance Virtual Junction to Ambient with a Heat Sink at GND (pin 5) on PCB (fused lead frame to pin 5)	$R_{thvJA}$	—	80	—	K/W
Thermal Shutdown of VCC Regulator	$T_{VCCoff}$	+150	+165	+180	°C
Thermal Shutdown of LIN Output	$T_{LINoff}$	+150	+165	+180	°C
Thermal Shutdown Hysteresis	$T_{hys}$	—	+10	—	°C

# ATA663201/03/31/54


## 3.0 PACKAGING INFORMATION

### 3.1 Package Marking Information


8-Lead SOIC (only ATA663254)




Example ATA663254




8-Lead 3 x 3 mm VDFN




Example ATA663201




Example ATA663203



Example ATA663231



Example ATA663254




<b>Legend:</b>	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.



## 8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-057-OA Rev D Sheet 1 of 2

# ATA663201/03/31/54

## 8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		8		
Pitch	e		1.27 BSC		
Overall Height	A	-	-	-	1.75
Molded Package Thickness	A2	1.25	-	-	-
Standoff §	A1	0.10	-	-	0.25
Overall Width	E		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D		4.90 BSC		
Chamfer (Optional)	h	0.25	-	-	0.50
Foot Length	L	0.40	-	-	1.27
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	-	8°
Lead Thickness	c	0.17	-	-	0.25
Lead Width	b	0.31	-	-	0.51
Mold Draft Angle Top	α	5°	-	-	15°
Mold Draft Angle Bottom	β	5°	-	-	15°


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-OA Rev D Sheet 2 of 2

## 8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	C			5.40	
Contact Pad Width (X8)	X1				0.60
Contact Pad Length (X8)	Y1				1.55

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-OA Rev B

# ATA663201/03/31/54

## 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

## 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.03	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	2.30	2.40	2.50
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.50	1.60	1.70
Terminal Width	b	0.25	0.30	0.35
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15
Wettable Flank Step Cut Width	E3	-	-	0.04

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

# ATA663201/03/31/54

## 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			2.50
Contact Pad Spacing	C		3.00	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.80
Contact Pad to Center Pad (X8)	G1	0.20		
Contact Pad to Contact Pad (X6)	G2	0.20		
Pin 1 Index Chamfer	CH	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

## APPENDIX A: REVISION HISTORY

### Revision B (January 2019)

- Parameter 1.4 on page 16 updated
- Dynamic Max. rating of pin VS on page 15 updated

### Revision A (October 2018)

- Original release of this document
- Minor text updates
- This document replaces Atmel - 9337G-AUTO-09/16

NOTES:



## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	-	<u>XX</u>	<u>IXI<sup>(1)</sup></u>	<u>X</u>	
Device		Package	Tape and Reel Option	Package Directives Classification	
<b>Device:</b>		ATA663201:	3.3V Voltage Regulator		
		ATA663203:	5V Voltage Regulator		
		ATA663231:	LIN System Basis Chip, including LIN Transceiver and 3.3V Voltage Regulator		
		ATA663254:	LIN System Basis Chip, including LIN Transceiver and 5V Voltage Regulator		
<b>Package:</b>		GA =	8-Lead SOIC		
		GB =	8-Lead VDFN		
<b>Tape and Reel Option:</b>		Q =	330 mm diameter Tape and Reel <sup>(1)</sup>		
<b>Package Directives Classification:</b>		W =	Package is RoHS compliant <sup>(2)</sup>		

**Examples:**

a) ATA663201-GBQW: ATA663201, 8-Lead VDFN, Tape and Reel, RoHS compliant package

b) ATA663203-GBQW: ATA663203, 8-Lead VDFN, Tape and Reel, RoHS compliant package

c) ATA663231-GBQW: ATA663231, 8-Lead VDFN, Tape and Reel, RoHS compliant package

d) ATA663254-GAQW: ATA663254, 8-Lead SOIC, Tape and Reel, RoHS compliant package

e) ATA663254-GBQW: ATA663254, 8-Lead VDFN, Tape and Reel, RoHS compliant package

**Note 1:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

**2:** RoHS compliant; maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (Cl) and less than 0.15% (1500 ppm) total Bromine (Br) and Chlorine (Cl) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Antimony (Sb) in any homogeneous material.

NOTES:

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
= ISO/TS 16949 =**

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.  
ISBN: 978-1-5224-4104-5



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

#### Atlanta

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

#### Austin, TX

Tel: 512-257-3370

#### Boston

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

#### Chicago

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Dallas

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Novi, MI  
Tel: 248-848-4000

#### Houston, TX

Tel: 281-894-5983

#### Indianapolis

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

#### Los Angeles

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

#### Raleigh, NC

Tel: 919-844-7510

#### New York, NY

Tel: 631-435-6000

#### San Jose, CA

Tel: 408-735-9110  
Tel: 408-436-4270

#### Canada - Toronto

Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-67-3636

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820