

5.15-5.85GHz 802.11ac Low Noise Amplifer

Description

The LX5575 is a 5GHz low noise amplifier (LNA) with bypass capability. The architecture and interface are optimized for next generation WLAN integration into high throughput 802.11ac devices and provides outstanding performance across temperature and voltage range.

The LX5575 is available in a 16-pin low profile 2.5x2.5x0.45mm QFN Package.

Features

- 3V to 5V Supply Voltage
- Integrated Bypassable LNA with Low NF
- Small Footprint: 2.5 x 2.5mm²
- Low Profile: 0.45mm max
- RoHS Compliant & Halogen Free

Applications

- Tablets
- Access Points
- Mobile Devices
- Notebooks
- Gaming

Block Diagram



Figure 1 - Functional Block Diagram



Pin Configuration



Figure 2 · Pinout (Top View)

Top mark

•MSC 5575

YNNN = Trace code

Ordering Information

Ambient Temperature	Туре	Package	Ordering Part Number	Packaging Type
-40°C to 85°C	RoHS2 Compliant, Pb-free 100% Matte Tin lead finish	QFN 2.5mm x 2.5mm x 0.45mm 16L	LX5575LL-TR	Tape and Reel

Pin Description

Pin Number	Pin Designator	Description	
1	GND	Ground	
2	Rx	DC blocked 50ohm output of High Band bypassable LNA.	
3	GND	Ground	
4	Vcc	Supply voltage	
5	NC	No connect	
6	Vc3	Control line	
7	GND	Ground	
8	NC	No connect	



Pin Number	Pin Designator	Description	
9	NC	No connect	
10	NC	No connect	
11	NC	No connect	
12	GND	Ground	
13	ANT	DC blocked antenna port.	
14	GND	Ground	
15	Vc1	Control line	
16	Vc2	Control line	

Absolute Maximum Ratings

Parameter	Value	Units
DC Supply Voltage (V _{CC})	6	V
Control Inputs	3.6	V
Current on V _{CC} pin	20	mA
Total Power Dissipation	0.2	W
RF Input power at ANT Port	10	dBm
Maximum Junction Temperature (T _{JMAX})	+150	°C
Operational Ambient Temperature	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
Peak Package Solder Reflow Temperature (40 seconds maximum exposure)	260	°C

Note: Although this device is designed to be as robust as possible, Electrostatic Discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times. The LX5575 typical ESD threshold level is >1000 VDC using Human Body Model (HBM) testing for all pins.

Exceeding any Absolute Maximum ratings could cause damage to the device. All voltages are with respect to GND. Currents are positive into, negative out of specified terminal. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" are not implied. Absolute maximum DC supply and control voltage is specified as 6V applied for 10 seconds over the entire lifetime of the part. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

Thermal Properties

Thermal Resistance	Тур	Units	
θ_{JC} Junction to Case	20	8C A M	
θ_{JA} Junction to Ambient	55	C/W	

Note: Note: The θ Jx numbers assume no forced airflow. Junction Temperature is calculated using $T_J = T_A + (PD \times \theta_{JA})$. In particular, θ_{JA} is a function of the PCB construction. The stated number above is for a four-layer board in accordance with JESD-51 (JEDEC).



Electrical Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Units	
Unless otherwise noted: Typical conditions are at 5.53GHz, $T_A = 25^{\circ}$ C, VCC = 5V. Min and max are across frequency, supply, and temperature, and QEN ground slug temperature. This includes unconditional stability of the LNA.						supply, and	
General C	haracteristics	· · ·					
FRFhi	High Band Frequency Range	Fully functional, meeting all specifications	5.15		5.85	GHz	
CHBW	Channel Bandwidth		20		80	MHz	
VCC	Supply Voltage Vcc	Fully functional, meeting all specifications	3	5	5.25	V	
Vон		High	3	3.3	3.6	V	
V _{OL}	Control Logic Levels	Low	0	0	0.4	V	
lcl	Control Logic Current	Current consumption on any control pin		30	120	μA	
Δt _{LNA}	LNA Switching Time	10% to 90%		15	20	ns	
∆t _{rxlvl}	Rx Gain Switching Time	10% to 90%		50	100	ns	
Ileak	Leakage Current	Device off with all supplies present and all control voltages floating		2	10	μΑ	
Rx Parame	eters						
S11	Input Return Loss	At Ant port for HG and Bypass2 Rx states	9 14			dB	
		Bypass1 only	6	8.5		dB	
S ₂₂	Output Return Loss	At Rx port for all Rx gain states	10	20		dB	
		LNA enabled	10	12	14		
S ₂₁	Rx Gain	LNA bypass 1 state (bypass)	-12	-9	-6.5	dB	
		LNA bypass state 2 (attenuation mode)		-20			
S 2100B	Rx out of Band Gain	Gain at 2.45GHz with LNA enabled		-20	-15	dB	
40	Power Gain Variation	Over single 80MHz-chan			0.5	٩D	
Δ321		Over entire FRFIO			2	aв	
	Noise Figure	LNA enabled at 25°C, 3.3V		1.7	2.2	dB	
NF		LNA enabled at 25°C, 5V		1.8	2.3	uв	
		LNA Bypass State (bypass) @ 25°C		8		dB	
	Input Third Order Intercept Point	At ANT port with LNA enabled; Pin (total) = -10 dBm	4	12		dBm	
IIP3		At ANT port with LNA enabled and input tones at 2.412 and 2.437GHz and Pin (total) = 0 dBm.		16		dBm	
		At ANT port with LNA bypassed and Pin (total)=5dBm	18	27			
lee	Operating Current	LNA enabled		9.2	14	mA	
		LNA bypassed		1.4	10	μA	



Functional State Table

Vc1	Vc2(LNA_EN)	Vc3	Default State
1	1	0	Rx High Gain
1	0	0	Rx Bypass State 1
0	0	1	Rx Bypass State 2 (high attenuation state)
0	0	0	Off/Sleep Mode
All other states undefined			

Characteristic Curves



Figure 3 - S-Parameter (Vcc=5V, 25°C)



Figure 5 · RXHG Input Return Loss (Vcc=5V, 25°C)



Figure 4 · S21 Gain (Vcc=5V, 25°C)



Figure 6 - RXHG Output Return Loss (Vcc=5V, 25°C)



Characteristic Curves



Figure 7 - BP1 Gain (Vcc=5V, 25°C)



Figure 8 - BP1 Input Return Loss (Vcc=5V, 25°C)



Figure 9 - BP1 Output Return Loss (Vcc=5V, 25°C)



Figure 11 - BP2 Input Return Loss (Vcc=5V, 25°C)



Figure 10 - BP2 Gain (Vcc=5V, 25°C)



Figure 12 · BP2 Output Return Loss (Vcc=5V, 25°C)



Characteristic Curves



Figure 13 · HG mode Noise Figure (Vcc=5V, 25°C)



Figure 15 - Supply Current vs. Voltage over temperature



Figure 14 - Input IP3 25° C



Package Outline Dimensions

The package is halogen free and meets RoHS2 and REACH standards.



Figure 16 • 16 Pin QFN Package Dimensions



Figure 17 • PCB Layout Footprint (Top View)



a MICROCHIP company

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2019 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.