

Features

- Next Generation ZL880 VoicePort Family with Enhanced Features and Performance
 - Same API interface as the VE880 Series
 - 35% lower BOM cost than previous generation
- Complete BORSCHT Functions for Two FXS Channels in a Single 64-Pin QFN Package
 - Battery feed, Over-voltage support, integrated Ringing, line Supervision, Codec, Hybrid (2W/4W), and Test

Integrated Power Management

- Switching power supply tracks line voltage minimizing active and ringing power dissipation
- Low Power Idle Mode with 45 mW consumption
- Internal FET drive circuit for lower BOM count
- Integrated real-time power monitoring tool

Ringing

- 5 REN with pin for pin compatible 100-V (ZL88701) and 150-V (ZL88702) devices
- Up to 140-V_{PK} internal sinusoidal or trapezoidal ringing with programmable DC offset
- Adaptive ringing for lower power

Worldwide Programmability

- Input impedance, balance impedance, gain
- DC feed voltage and current limit
- Ringing frequency, voltage and current limit
- G.711 A-law, μ-law, or 16 bit linear coding
- Call progress tone and Caller ID generation
- Sample coefficients for more than 70 countries
- Per channel Wideband support

• Pin-Selectable PCM/SPI or ZSI Interfaces

- SPI Mode 0 and 3 support with no inter byte CS off time. Also supports legacy MPI Interface
- ZSI Mode for a smaller number of interface signals to the host and less expensive isolation
- VoicePath SDK and VP-API-II Software Available to Implement FXS Functions
- VeriVoice Software Suites Available for Manufacturing and Subscriber Loop Testing

Document ID# 141606

October 2013

	Ordering I	nformation	
Device OPN(1) Device Type	Package	Packing
ZL88701LDF1	100V-Tracker 100V-Tracker 150V-Tracker	64-pin QFN (9x9)	Tape & Reel Tray Tape & Reel Tray

The Green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.

Applications

- DSL Residential Gateways and Integrated Access Devices (IADs)
- Cable eMTAs
- PON Single Family Units (SFUs)
- Fiber to the Premise/Home/Building (FTTx)
 Multiple Dwelling Units (MDUs)

Description

The Microsemi[®] Dual channel ZL88701/702 Tracking Battery Wideband VoicePort Device provides complete BORSCHT functions for two telephone line FXS ports. This device is a part of the new *ZL880 Series* featuring enhanced functionality, lower BOM cost, and greater power efficiency, while maintaining software compatibility with the industry leading *VE880 Series*.




Figure 1 - ZL88701/702 Device Block Diagram




Table of Contents

1.0 Solution Overview	8
2.0 ZL88701/702 Device Overview and Block Diagram	9
2.1 VE880 Series Features	
2.2 New and Enhanced Features	10
2.3 Device Block Diagram	
3.0 Functional Description	
3.1 Host Port Interface.	
3.1.1 PCM Interface and Time Slot Assigner	
3.1.2 Serial Peripheral Interface (SPI)	
3.1.3 ZSI Serial Mode	17
3.2 Input / Output Block	17
3.3 Voltage Sense	
3.4 Voice Signal Processor	18
3.4.1 Impedance Synthesis.	
3.4.2 Frequency Response Correction and Equalization	
3.4.3 Transhybrid Balancing	
3.4.4 Gain Adjustment	
3.4.5 Transmit Signal Processing	
3.4.6 Receive Signal Processing	20
3.4.7 Speech Coding	
3.4.8 Wideband Operation	
3.5 Signal Generation	
3.5.1 Multi-Tone Generation	
3.5.2 Frequency and Amplitude Modulation	
3.5.3 Triangular and Trapezoidal Signal Generation	
3.6 Low Power DC Feed	22
3.7 Normal DC Feed	22
3.8 Test Feed	23
3.9 Ringing	23
3.9.1 Balanced Ringing	23
3.9.2 Unbalanced Ringing	
3.9.3 Adaptive Ringing Amplitude	
3.9.4 Switch Hook Detection	
3.9.5 Ring Trip Detection	
3.10 Subscriber Line Testing	26
3.10.1 VeriVoice Professional Test Suite Software for the ZL880	
3.11 Manufacturing Testing	
3.12 Metering	
3.13 Switching Regulator Controller	
3.14 Charge Pump Regulator and MOSFET Gate Driver	
3.15 Common Protection Reference	
4.0 Electrical Specifications	
4.1 Absolute Maximum Ratings	
4.2 Thermal Performance	
4.3 Operating Ranges	
4.3.1 Recommended Operating Conditions	
5.0 Electrical Characteristics	
5.1 Test Conditions	
5.2 Supply Currents and Power Dissipation	
5.3 DC Characteristics	
5.4 DC Feed and Signaling - All States Except Low Power Idle Mode	
5.5 DC Feed and Signaling - Low Power Idle Mode State	34



5.6 Metering	
5.7 Shared Protection	. 35
5.8 Ringing	. 35
5.9 Switching Regulator Controller	. 35
5.18 Overload Compression - Narrowband Codec Mode	. 41
5.19 Gain Linearity - Narrowband Codec Mode	. 42
5.20 Total Distortion Including Quantizing Distortion - Narrowband Codec Mode	. 43
5 22 Transmission Characteristics - Widehand Codec Mode	45
6.2 ZSI Interface	. 52
6.3 Switcher Output Timing	. 53
8.3 Flyback Switching Regulator Circuit	. 60
8.4 Flyback Switching Regulator Circuit Bill of Materials	. 61
8.5 Inverting Boost Switching Regulator Circuit	. 62
8.6 Inverting Boost Switching Regulator Circuit Bill of Materials	. 63
9.3.4 Hardware Abstraction Layer	. 65
9.3.5 System Services Layer	. 66
9.4 System Configuration Functions	. 66
9.5 Initialization	. 66
9.6 Line State Control	. 67
	60
9.6.8 VP_LINE_HOWLER. 9.7 Line Status Monitoring.	
	5.7 Shared Protection 5.8 Ringing 5.9 Switching Regulator Controller 5.10 Charge Pump Controller and MOSFET Driver 5.11 Voice ADC Signal Sense Accuracy 5.12 Supervision ADC Signal Sense Accuracy 5.13 Transmission Characteristics - Narrowband Codec Mode 5.14 Attenuation Distortion - Narrowband Codec Mode 5.15 Discrimination Against Out-of-Band Input Signals - Narrowband Codec Mode 5.16 Discrimination Against 12- and 16-kHz Metering Signals - Narrowband Codec Mode 5.17 Spurious Out-of-Band Signals at the Analog Output - Narrowband Codec Mode 5.18 Overload Compression - Narrowband Codec Mode 5.19 Gain Linearity - Narrowband Codec Mode 5.20 Total Distortion Including Quantizing Distortion - Narrowband Codec Mode 5.21 Group Delay Distortion - Narrowband Codec Mode 5.23 Attenuation Distortion - Wideband Codec Mode 5.24 Group Delay Distortion - Wideband Codec Mode 5.25 Interface 6.1.1 PCM and SPI Mode 6.1.1 SPI Interface 6.2 ZSI Interface 6.2 ZSI Interface 6.3 Switching Regulator Circuit Bill of Materials 7.1 Line Interface Circuit Bill of Materials 7.2 Film Programmable Features 7.3 Film Programmable Features 7.4 Film Programmable Features 7.5 VoicePath API-II Software Overview 7.5 VoicePath API-II Software Overview 7.5 VoicePath API-II Software Overview 7.5 System Services Layer 7.5 System Services Layer 7.5 System Services Layer





_				
\neg	1-	\sim 1		_ 1
1111	12	SI	\neg	$\boldsymbol{\omega}$

	9.8 Input / Output Control	. 69
10.	.0 VP-API-II Profiles	. 70
	10.1 Profile Wizard Project Definition	. 70
	10.2 Profile Wizard Main Menu	.71
	10.3 Device Profile	
	10.3.1 Overview	.72
	10.4 AC FXS Profiles.	
	10.5 DC Profile	
	10.6 Ringing Profile	
	10.7 Tone Profile	
	10.8 Tone Cadence Profile	. 77
	10.9 Ringing Cadence Profile	. 78
	10.10 Caller ID Profile	
	10.11 Metering Profile	. 80
11.	.0 Package Outline	. 81
12 .	.0 Related Collateral	. 83
	12.1 Documentation	
	12.2 Development Hardware	
	12.3 Development Software	. 83



List of Figures


Figure 1 - ZL88701/702 Device Block Diagram	1
Figure 2 - ZL880 Dual-Channel VoicePort Solution Diagram	
Figure 3 - ZL88701/702 Device Block Diagram	11
Figure 4 - PCM Highway Structure	
Figure 5 - Transmit PCM Interface	
Figure 6 - Receive PCM Interface	
Figure 7 - PCM Data Flow Transmit and Receive Data (Transmit Data on Negative PCLK Edge)	
Figure 8 - 4-Wire SPI Connection to Host Processor.	15
Figure 9 - SPI Mode 3 Interface Timing	
Figure 10 - MPI Interface Timing	
Figure 11 - ZSI Timing Protocol	
Figure 12 - Voice Signal Processing Block Diagram	
Figure 13 - Multi-Tone Generation	
Figure 14 - Frequency Tone Modulation	21
Figure 15 - Trapezoidal Signal Generation	22
Figure 16 - Active State I / V Characteristic	23
Figure 17 - Balanced Ringing with Fixed Supply	
Figure 18 - Balanced Ringing with Tracking Supply	
Figure 19 - Unbalanced Ringing with Fixed Supply	24
Figure 20 - Unbalanced Ringing with Tracking Supply	25
Figure 21 - Metering Pulse Definitions	
Figure 22 - Transmit (A to D) Path Attenuation vs. Frequency	39
Figure 23 - Receive (D to A) Path Attenuation vs. Frequency	39
Figure 24 - Discrimination Against Out-of-Band Signals	40
Figure 25 - Spurious Out-of-Band Signals	41
Figure 26 - Analog-to-Analog Overload Compression	42
Figure 27 - A-law Gain Linearity with Tone Input (Both Paths)	42
Figure 28 - μ-law Gain Linearity with Tone Input (Both Paths)	43
Figure 29 - Total Distortion with Tone Input (Both Paths)	
Figure 30 - Group Delay Distortion	44
Figure 31 - Transmit (A to D) Path Attenuation vs. Frequency - (with High-Pass Filter Enabled)	
Figure 32 - Receive (D to A) Path Attenuation vs. Frequency	
Figure 33 - Group Delay Distortion	
Figure 34 - SPI Interface (Input Mode)	49
Figure 35 - SPI Interface (Output Mode)	49
Figure 36 - PCM Highway Timing for XE = 0 (Transmit on Negative PCLK Edge)	51
Figure 37 - PCM Highway Timing for XE = 1 (Transmit on Positive PCLK Edge)	51
Figure 38 - PCM Clock Timing	
Figure 39 - ZSI Interface Timing Protocol	
Figure 40 - Switcher Output Waveform SWOUTY, SWOUTZ	54
Figure 41 - ZL88701/702 Device Pinout (QFN-64) - Top View	55
Figure 42 - ZL88701/702 Line Interface Circuit	
Figure 43 - Flyback Switching Regulator Circuit (140-VPK Ringing)	60
Figure 44 - Inverting-Boost Switching Regulator Circuit (85-VPK Ringing)	
Figure 45 - VP-API-II Software Architecture	65
Figure 46 - Profile Wizard Screen - Creating a New Project	71
Figure 47 - Profile Wizard - Main Menu	71
Figure 48 - Profile Wizard - Device Profile Configuration	72



	Sh	1
іата	->n	



Figure 49 - Profile Wizard - DC Profile Configuration Example	. 74
Figure 50 - Profile Wizard - Ringing Profile Configuration Example	. 75
Figure 51 - Profile Wizard - Tone Profile Configuration	. 76
Figure 52 - Profile Wizard - Tone Cadence Profile Example	. 77
Figure 53 - Profile Wizard - Ringing Cadence Profile Example	. 78
Figure 54 - Profile Wizard - Type 1 Caller ID Profile Example	. 79
Figure 55 - Profile Wizard - Metering Profile Example	. 80
Figure 56 - ZL88701/702 (QFN-64) Package Drawing	. 81
Figure 57 - Recommended Land Pattern (QFN-64) - Top View	. 82







List of Tables

Table 1 - Maximum Number of Transmit or Receive Channels	13
Table 1 - SPI Interface Signals	14
Table 2 - VP-API-II Functions for Gain Adjustment	. 19
Table 3 - VP-API-II Functions for Speech Coding	. 20
Table 4 - VP-API-II Functions Using Signal Generators	20
Table 5 - VP-API-II Functions for Howler Tone Generation	22
Table 6 - Ring Trip Parameters	. 26
Table 7 - Power Dissipation	. 32
Table 8 - Out of Band Discrimination, Narrowband Codec Mode	. 40
Table 9 - VP-API-II Functions for System Services	
Table 10 - VP-API-II Functions for System Configuration	. 66
Table 11 - VP-API-II Functions for Line State Control	67
Table 12 - VP-API-II Functions for Line Status Monitoring	68
Table 13 - VP-API-II Functions for Configuring and Accessing I/O Lines	. 69
Table 14 - VP-API-II Profile Types	70
Table 15 - VP-API-II Functions For Device Configuration	72
Table 16 - Supported AC Source Impedances	73
Table 17 - VP-API-II Functions Using AC FXS Profile	73
Table 18 - VP-API-II Functions For DC Feed and Hook Detection Configuration	74
Table 19 - VP-API-II Functions For Ringing and Ring Trip Definition	75
Table 20 - VP-API-II Function Using Tone Profile	76
Table 21 - VP-API-II Function For Tone Cadencing	77
Table 22 - VP-API-II Functions For Ringing Cadencing	
Table 23 - VP-API-II Functions For Caller ID	
Table 24 - VP-API-II Functions for Metering	80



1.0 Solution Overview

The *ZL880 VoicePort Series* represents Microsemi's next generation solution for cable eMTAs, fiber PON SFUs, Integrated Access Devices, DSL Gateways, and other telephony products for worldwide markets.

The ZL880 VoicePort Series consists of the following three components:

- 1. ZL88701/702 Tracking Battery or ZL88601/602 Auto Battery Switch (ABS) Device
- 2. VoicePath API-II (VP-API-II) Software
- 3. Profiles Data Structures

To support the ZL880 VoicePort Series, Microsemi offers a comprehensive VoicePath Software Development Kit (SDK) and hardware reference designs.

The ZL88701/702 device implements a dual-channel tracking battery universal telephone line interface with pin-selectable PCM and SPI or ZSI serial digital interfaces. The ZL88701/702 device performs all necessary voice telephony functions from driving a high voltage subscriber telephone line to DSP codec functions for two lines. All AC, DC, and signaling parameters are fully programmable via the PCM and SPI or reduced pin-count ZSI interfaces. The ZL88701/702 device features two tracking switching controllers which generate the high voltages needed for efficiently powering and ringing analog telephones. The high performance architecture permits high efficiency in all operating states and corresponding low power consumption. Additionally, the ZL88701/702 has self-test and line test support to allow the system to resolve faults to the line or line circuit. The integrated digital access to important line information such as AC and DC line voltages on Tip or Ring and Metallic or Longitudinal currents is crucial for remote applications where dedicated test hardware is not cost effective.

The *VoicePath API-II (VP-API-II)* software initializes each FXS port coefficient data containing application or country-specific AC and DC parameters, ringing and other signaling characteristics, and configures the switcher. *VP-API-II* resides on the customer's VoIP processor or SoC and provides high-level control over the telephony functions. *VP-API-II* offers a seamless migration between products utilizing its common software architecture and interfaces with the Microsemi *VeriVoice Professional Test Suite Software*.

A *Microsoft*[®] *Windows*[®] GUI (Graphical User Interface) application, *VoicePath Profile Wizard* (*VP Profile Wizard*), allows the user to select the operating parameters of the FXS channels and to automatically generate the sets of data structures, called *Profiles*, that are required by the *VP-API-II* for integration with the VoIP host software.

Figure 2 shows a high-level solution diagram with a ZL880 device, VP-API-II and Profiles.




Figure 2 - ZL880 Dual-Channel VoicePort Solution Diagram



2.0 ZL88701/702 Device Overview and Block Diagram

2.1 VE880 Series Features

The ZL88701/702 device supports the following standard FXS features, which are common with the VE880 Series:

- Performs all Battery feed, Ringing, Signaling, Coding, Hybrid and Test (BORSCHT) functions
- Single chip solution provides high voltage line driving, digital signal processing, and high voltage power generation for two lines
- Wideband 7 kHz and Narrowband 3.4 kHz codec modes
- Exceeds Telcordia[®] GR-909-CORE transmission requirements
- Single hardware design meets worldwide requirements through software programming of:
 - -Ringing waveform, frequency and amplitude
 - -DC loop-feed characteristics and current limit
 - -Loop-supervision detection thresholds
 - -Off-hook debounce circuit
 - -Ground-key and ring-trip filters
 - -Two-wire AC impedance
 - -Transhybrid balance impedance
 - -Transmit and receive gains
 - -Transmit and receive equalization
 - -Digital I/O pins
 - -A-law/μ-law and linear coding selection
 - -Switching power supply
- Supports both loop-start and ground-start signaling
- On-hook transmission
- Power/service denial mode
- Smooth polarity reversal
- Supports wink function
- Metering generation with envelope shaping
 - Programmable frequency and duration
- Internal Test Termination
- Compatible with inexpensive protection networks

- Self-contained ringing generation and control
 - Programmable ringing cadencing
 - Internal battery-backed balanced or unbalanced, sinusoidal or trapezoidal ringing
 - Integrated ring-trip filter and software enabled manual or automatic ring-trip mode
- Flexible tone generation
 - Call progress tone generation
 - DTMF tone generation
 - Universal Caller ID generation (FSK and DTMF signaling)
 - Howler tone generation with VP-API-II
- · Integrated switching regulator controller
 - Can generate the battery voltages for each line
 - Good efficiency in all states
 - Low idle-power per line
 - Line-feed characteristics independent of battery voltage
- Monitors two-wire interface voltages and currents for subscriber line diagnostics implemented by VeriVoice Professional Test Suite Software
- Supported by VeriVoice Manufacturing Test Package
- Can monitor and/or drive Tip and Ring independently
- Built-in voice-path test modes
- · Integrated self-test features
- 100% compatible with VoicePath SDK and VP-API-II
- Small physical size in 9x9 mm 64-pin QFN
- -40°C to 85°C operation



2.2 New and Enhanced Features

In addition to the standard *VE880 Series* FXS features, the ZL88701/702 features the following enhancements and new capabilities for greater power efficiency and lower system cost:

- New ZL880 Series family with a core operating at 1.2 V_{DC}
 - Internal 1.2 V_{DC} regulator
- Lowers BOM cost:
 - Direct FET driver
 - Smaller value/size/cost switcher output capacitors
 - Eliminates the need for external diodes for protecting SLIC against positive surges
 - Smaller and less expensive capacitors at the SLIC VBAT pins
 - Smaller and less expensive C_{TAC} and C_{RAC} capacitors
 - Common Protection Reference (CPR)
 circuit eliminates the need for a high voltage decoupling capacitor when using a
 programmable dual-channel SLIC protector
- Low-Power Idle Mode (LPIM) with 45 mW typical power consumption per channel
 - Voltage-based off-hook detection
- Supervision ADC for advanced testing, improved calibration and adaptive power management
 - Can monitor up to 5 signals in multiplexed mode, such as VTIP, VRING, IM, IL, and VBAT
 - Two pins for sensing external voltages ranging from -180 V to +60 V
- Improved DC leakage measurements
 - Facilitated by increasing the value of the DC sense resistors to 1.0 $M\Omega$
- Adaptive ringing algorithm adjusts ringing amplitude to meet preset power limit
- Simultaneous ground key / DC fault detection

- Over current monitoring and blanking
 - New programmable options and thresholds
- Improved hook and ground key detection with hysteresis and calibrated thresholds
- Enhanced SPI Interface
 - Eliminates the need for $\overline{\text{CS}}$ off requirement between data bytes
 - Up to 3 times higher effective bandwidth
 - Support for SPI Modes 0 and 3
- ZSI Interface option requires fewer serial interface signals to the host
 - Only 4 ZSI signals required compared to 9 for PCM and SPI
 - Less expensive system isolation cost
- Programmable PCM and SPI or ZSI interface voltage
 - Supports communication with host processors at 1.8 V, 2.5 V or 3.3 V
- Upgraded command set
 - Per-channel Wideband sampling mode
 - On-chip timer functions
 - Tone generators add frequency modulation capability for compliance with BT, NTT, and Austel special Howler tone requirements
 - Upgraded ring-trip algorithm
- Comprehensive device calibration capabilities
 - Shorter calibration time
 - No need to generate voltages to the Tip/Ring interface
 - Longitudinal operating point calibration
 - Programmable loop current dependent overhead



2.3 Device Block Diagram

Figure 3 shows the major functional blocks of the ZL88701/702 device.




Figure 3 - ZL88701/702 Device Block Diagram



3.0 Functional Description

3.1 Host Port Interface

The ZL88701/702 device features a flexible host port interface which is hardware-selectable for communicating with VoIP processors and SoCs using standard PCM and SPI or the reduced pin-count ZSI interfaces.

The host port interface voltage level (VDDHPI) can be set for 1.8 V, 2.5 V, or 3.3 V for maximum system-level compatibility. The host port interface supports the standard telecommunications clock rates of 1.024 MHz, 1.536 MHz, 2.048 MHz, 3.072 MHz, 4.096 MHz, 6.144 MHz, and 8.192 MHz with a Frame Sync (FS) of 8 kHz.

The host port supports two modes of operation: 1) PCM and SPI and 2) ZSI, selected by the ZSI pin.

3.1.1 PCM Interface and Time Slot Assigner

The PCM Interface and Time Slot Assigner (PCM block) is a synchronized serial mode of communication between the system and the ZL88701/702 device. In PCM mode, voice data can be transmitted/received on a serial PCM highway. This highway uses Frame Sync (FS) and PCLK as reference. The host port interface operates in this mode if the \overline{ZSI} pin is pulled high.

Data is transmitted out of the DXA pin and received on the DRA pin. The ZL88701/702 device transmits/receives single 8-bit time slot (A-law/µ-law) compressed voice data or two contiguous time slot 16-bit two's complement linear voice data. The PCLK is a data clock supplied to the device that determines the rate at which the data is shifted in/out of the PCM ports. The FS pulse identifies the beginning of a transmit/receive frame and all time slots are referenced to it. For the ZL88701/702 device, the frequency of the FS signal is 8 kHz. In Wideband mode, two evenly spaced sets of time slots are exchanged in each frame. The PCLK frequency can be a number of fixed frequencies as defined by the *VP-API-II*. Please refer to Figure 48, "Profile Wizard - Device Profile Configuration" on page 72 for an example setting of the Transmit and Receive Clock Slots, PCM Transmit Edge, and PCLK Frequency.

The VP-API-II allows the time slots to be offset to eliminate any clock skew in the system. The Transmit Clock Slot and Receive Clock Slot fields are each three bits wide to offset the time slot assignment by 0 to 7 PCLK periods. The Transmit and Receive Clock Slot is a global command that is applied at the device level. Thus, for each channel, two time slots must be assigned: one for transmitting voice data and the other for receiving voice data. Figure 4 shows the PCM highway time slot structure.




Figure 4 - PCM Highway Structure

3.1.1.1 Transmit PCM Interface

The Transmit PCM interface receives an 8-bit compressed code (A-law/µ-law) or a 16-bit two's complement linear code from the voice signal processor (compressor). The transmit PCM interface logic (Figure 5 on page 13) controls the transmission of the data onto the PCM highway through the output port selection circuitry and the time and clock slot control block. The data can be transmitted on either edge of the PCLK, as selected in the *Device Profile*.




Figure 5 - Transmit PCM Interface

The VP-API-II allows the time slot of the selected channel to be programmed. The Transmit Time Slot Register is 7 bits wide and allows up to 128 8-bit time slots in each frame, depending on the value of the PCLK frequency, the encoding scheme, and whether Narrowband or Wideband modes are selected. Refer to Table 1 below for the maximum number of available channels. Please note that linear mode requires two back-to-back time slots to transmit one voice channel. The data is transmitted in bytes with the most significant bit first. Wideband mode requires twice the number of transmit time slots as Narrowband linear mode.

Audio Mode	Encoding	1.024 MHz	2.048 MHz	4.096 MHz	8.192 MHz
Narrowband	8-bit compressed A-law/μ-law	16	32	64	128
(8 kHz sampling)	16-bit linear	8	16	32	64
Wideband (16 kHz sampling)	16-bit linear	4	8	16	32

Table 1 - Maximum Number of Transmit or Receive Channels

3.1.1.2 Receive PCM Interface

The receive PCM interface logic (see <u>Figure 6</u>) controls the reception of data bytes from the PCM highway. 8-bit compressed (A-law/µ-law) or 16-bit two's complement linear data is formatted and passed to the voice signal processor (expander).




Figure 6 - Receive PCM Interface



The *VP-API-II* allows the time slot of the selected channel to be programmed. The Receive Time Slot Register is 7 bits wide and allows up to 128 8-bit time slots in each frame. Refer to <u>Table 1</u> for the maximum number of available channels. Please note that linear mode requires two back-to-back time slots to receive one voice channel. The data is transmitted in bytes with the most significant bit first. Wideband mode requires twice the numbers of receive time slots as Narrowband linear mode. Please refer to <u>"VP-API-II Functions for Speech Coding" on page 20</u> for more details about setting the codec mode and transmit and receive time slots. <u>Figure 7</u> illustrates data flow on the PCM highway with data transmitted on the negative PCLK edge.




Figure 7 - PCM Data Flow Transmit and Receive Data (Transmit Data on Negative PCLK Edge)

3.1.2 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) block communicates with external VoIP processors over a flexible half-duplex synchronous serial interface. This port is always a slave to the host processor's SPI port which provides clocking, chip select and initiates transactions.

3.1.2.1 SPI Signals

The SPI port physically consists of a serial data input (DIN) serial data output (DOUT), a data clock (DCLK), and a chip select (CS).

	Signal Name	Туре	Description
	DCLK	Input	Serial Clock
	CS	Input	Chip or Slave Select, active low
	DOUT	Output	Master Input Slave Output
1	DIN	Input	Master Output Slave Input

Table 1 - SPI Interface Signals

3.1.2.2 Interrupt Signal

An optional interrupt signal $(\overline{\text{INT}})$ is available to alert the host processor that the device has status information. It is recommended that the $\overline{\text{INT}}$ signal be tied to an interrupt-generating pin on the host processor. If the interrupt signal is not used, the host processor will need to regularly poll the device.



3.1.2.3 SPI Connection Diagram

<u>Figure 8</u> below shows a the standard 4-Wire SPI connection to the host processor. The optional INT signal is also shown here.




Figure 8 - 4-Wire SPI Connection to Host Processor

The ZL88701/702 device also supports 2- and 3-wire variants of the SPI interface in case of limitations on the host's serial port. Contact *Microsemi CMPG Customer Applications* for more information.

3.1.2.4 Chip Select Settings

Three chip select settings are supported:

- 1. <u>Low for each Byte or Word: CS</u> goes inactive between bytes or words. This mode is compatible with the legacy MPI mode.
- 2. <u>Command Framing: CS</u> goes inactive on some command boundaries. Commands cannot be aborted in this mode. All required bytes are expected even if CS is de-asserted in the middle.
- 3. <u>CS Hard-Wired Low:</u> This can be used when the ZL88701/702 device is the only slave on the SPI bus, but additional measures are required to acquire synchronization if it is ever lost.

Whenever \overline{CS} goes inactive the bit state machine is reset. Also, if \overline{CS} has not been active for *exactly* a multiple of 8 bit times, any byte which was partially received when \overline{CS} goes inactive is ignored.

3.1.2.5 DCLK Polarity and Phase Settings

The SPI standards include four modes, defined by the polarity of DCLK and the phase relationship between data and DCLK. The clock polarity (CPOL) is determined by the idle state of DCLK. If the idle state is low, CPOL is 0. If the idle state is high, CPOL is 1. The clock phase (CPHA) is determined by which edge that data is valid. If the data is valid on the first edge of DCLK, CPHA is 0. If the data is valid on the second edge of DCLK, CPHA is 1.

The ZL88701/702 device supports SPI Modes 0 (CPOL =0 and CPHA = 0) and 3 (CPOL =1 and CPHA = 1) and contains a logic block to automatically conform to the selected Mode. SPI Modes 1 (CPOL =0 and CPHA = 1) and 2 (CPOL =1 and CPHA = 0) are not supported.

Since the host processor is the master, it must place DCLK in the proper idle state before $\overline{\text{CS}}$ is asserted.

3.1.2.6 Length of Data Transactions

The SPI port on the ZL88701/702 device supports 8-bit (byte-wide) transactions. 16-bit transactions are not supported.

Microsemi.

3.1.2.7 SPI Interface Timing

Figure 9 below shows a typical timing interface diagram for SPI Mode 3.




Figure 9 - SPI Mode 3 Interface Timing

3.1.2.8 MPI Interface

The Microprocessor Interface (MPI) is essentially a 4-Wire SPI Mode 3, with CS low for each byte and 8-bit data transactions. This interface has been historically used on numerous Microsemi *VoicePort* devices such as the *VE880 Series*. With the MPI interface, 8-bit commands can be followed with additional bytes of input data, or can be followed by the ZL88701/702 device sending out bytes of data. All data input and output is MSB (D7) first and LSB (D0) last. All data bytes are read or written one at a time, with $\overline{\text{CS}}$ going high for at least a minimum off period before the next byte is read or written. Only a single channel should be enabled during read commands.

All commands that require additional input data to the device must have the input data as the next N words written into the device (for example, framed by the next N transitions of \overline{CS}). All unused bits must be programmed to 0 to ensure compatibility with future parts. All commands that are followed by output data will cause the device to output data for the next N transitions of \overline{CS} going low. The ZL88701/702 device will not accept any commands until all the data has been shifted in or out. The output values of unused bits are not specified.

<u>Figure 10</u> shows an example MPI mode interface timing, with DOUT changing on the negative edge of DCLK. DIN is sampled on the rising edge of DCLK.




Figure 10 - MPI Interface Timing

An MPI cycle is defined by transitions of \overline{CS} and DCLK. If the \overline{CS} lines are held in the high state between accesses, the DCLK may run continuously with no change to the internal control data. Using this method, the same DCLK can be run to a number of ZL88701/702 devices and the individual \overline{CS} lines will select the appropriate device to access. Between command sequences, DCLK can stay in a static state indefinitely with no loss of internal control



information regardless of any transitions on the $\overline{\text{CS}}$ lines. Between bytes of a multi byte read or write command sequence, DCLK can also stay in a static high state indefinitely. If the host controller has a single bidirectional serial data pin, the DOUT pin of the ZL88701/702 device can be connected to its DIN pin.

If a low period of \overline{CS} contains less than 8 positive DCLK transitions, it is ignored. If it contains 8 or more positive transitions, the first 8 transitions will be interpreted as the first byte and the next 8 transitions will be treated as the second byte, etc. This allows the chip select input to be tied low permanently if desired.

3.1.3 ZSI Serial Mode

An alternative host interface supported by the ZL88701/702 device is a 4-wire interface called ZSI (see <u>Figure 11.</u>) It is active when the ZSI pin is tied to ground. Note that the ZSI interface must also be supported by the host processor or by a PCM/SPI to ZSI bus translator device such as the Le88004.

This interface supports separate PCM and control channels based on the level of the ZCLK. For receive signals (ZSYNC, ZMOSI) PCM data is valid when ZCLK is high and control data is valid when ZCLK is low. For the transmit ZMISO, PCM data is valid when ZCLK is low and control data valid when ZCLK is high. The control data is framed byte by byte in a similar way to the separate MPI interface on other VoicePort family products. Chip select status is carried on the ZSYNC signal and requires a chip select off time of at least one clock period. Interrupt status is communicated on the ZMISO control channel whenever the previous ZSYNC CS status is low. This is achieved by XORing the DXA data with the active high INT status.

The ZCLK rate can be 1.024 MHz, 1.536 MHz, 2.048 MHz, 3.072 MHz, 4.096 MHz, 6.144 MHz, or 8.192 MHz. The ZL88701/702 must be programmed to match the applied ZCLK frequency using the control channel. Both PCM and control data are transferred at the same ZCLK rate over the ZSI.

3.1.3.1 ZSI Timing

Figure 11 shows the protocol for multiplexing the PCM and control signals onto the ZSI.

Note that chip select must be de-asserted at least one clock between bytes or a reset will be generated after 16 clocks.




Figure 11 - ZSI Timing Protocol

3.2 Input / Output Block

The ZL88701/702 device features two dedicated and two optional general purpose input / output (I/O) pins. I/O1₁ and I/O1₂ can be configured by the user as inputs, outputs, or as high-current LED or relay drivers. I/O2₁ and I/O2₂ may be configured as general purpose digital inputs or outputs or as voltage sense pins (VS1 and VS2). When configured as inputs, I/O2₁ and I/O2₂ are capable of generating interrupts.



3.3 Voltage Sense

The voltage sense block allows the measurement of analog voltages at the pins VS1 and VS2, when they are configured as analog inputs. This makes it possible to monitor VSW and VBAT in real time and make switcher optimizations based on their levels and to measure power consumption. An external 1.0-M Ω , 1% resistor needs to be connected between each of these pins and the voltages to be measured.

3.4 Voice Signal Processor

This block, shown in <u>Figure 12</u>, performs digital signal processing for the transmission and reception of voice. It includes *G.711* compression/decompression, impedance matching, filtering, gain scaling, DTMF generation and general-purpose tone generators for each channel. Additionally Caller ID (FSK and DTMF) and metering generation are provided.

This block performs the codec and filter functions associated with the four-wire section of the subscriber line circuitry in a digital switch. These functions involve converting an analog voice signal into digital PCM samples and converting digital PCM samples back into an analog signal. During conversion, digital filters are used to band-limit the voice signals.

The user-programmable filters perform the following functions:

- · Sets the receive and transmit gain
- Performs the transhybrid balancing function
- Permits adjustment of the two-wire termination impedance
- · Provides frequency attenuation adjustment (equalization) of the receive and transmit paths

Country- and standards-specific *Profiles* are available from Microsemi with pre-computed digital filter coefficients. The PCM codes can be either 16-bit linear two's-complement or 8-bit companded A-law or μ -law.

The ZL88701/702 device is architected in such a way as to reduce the real time demands on the host processor. An integrated cadencer/sequencer controls ringing and call progress tone generation. This feature can also generate timed interrupts and substantially reduces the user's need to implement time critical functions.




Figure 12 - Voice Signal Processing Block Diagram

3.4.1 Impedance Synthesis

The analog impedance synthesis loop is comprised of the SLIC block, the AC sense path components, the transmit amplifier, and a voltage to current converter. An external resistor, R_{TV}, synthesizes the nominal impedance in the



analog domain. Additional refinement of the impedance is done in the DSP via the Digital Impedance Scaling Network (DISN) and Z-blocks.

The DISN path is comprised of the voice A/D and its first stage of decimation, a DISN, and the voice DAC. The 8-bit DISN synthesizes a portion of the AC impedance which appears in parallel with R_{TV} and is used to modify the impedance set by the external analog network.

The Z Filter is a programmable digital filter providing an additional path and programming flexibility over the DISN in modifying the transfer function of the synthesis loop. Together R_{TV} , DISN, and the Z Filter enable the user to synthesize virtually all required telephony device input impedances.

3.4.2 Frequency Response Correction and Equalization

The voice signal processor contains programmable filters in the receive (R) and transmit (X) directions that may be programmed for line equalization and to correct any attenuation distortion caused by the Z Filter.

3.4.3 Transhybrid Balancing

The voice signal processor's programmable B Filter is used to adjust transhybrid balance. The filter has a single pole Infinite Impulse Response (IIR) section and an eight-tap Finite Impulse Response (FIR) section, both operating at 16 kHz.

3.4.4 Gain Adjustment

The transmit path of the FXS has two programmable gain blocks. Gain block AX is an analog gain of 0 dB or 6.02 dB (unity gain or gain of 2.0), located immediately before the A/D converter. GX is a digital gain block that is programmable from 0 dB to +12 dB, with a worst-case step size of 0.1 dB for gain settings below +10 dB, and a worst-case step size of 0.3 dB for gain settings above +10 dB. The filters provide a net gain in the range of 0 dB to 18 dB. The receive voice path has three programmable gain blocks. GR is a digital loss block that is programmable from 0 dB to 12 dB, with a worst-case step size of 0.1 dB. DRL is a digital loss block of 0 dB or 6.02 dB. AR is an analog gain of 0 dB or 6.02 dB (unity gain or gain of 2) or a loss of 6.02 dB (gain of 0.5), located immediately after the D/A converter. This provides an attenuation in the range of 0 dB to 18 dB.

The gain adjustment block can also be accessed by a VP-API-II function directly, without using an AC FXS Profile.

Function Name	Description	
VpSetRelGain()	Adjusts transmit and/or receive gain up to +/-6 dB. Relative gain of 1 (0 dB) defined as initial vaprogrammed by AC FXS Profile. Note that the supplied AC FXS Profiles have initial gains of -6 receive and 0 dBr transmit	
VpSetOption()	VP_OPTION_ID_ABS_GAIN Programs absolute gain	

Table 2 - VP-API-II Functions for Gain Adjustment

3.4.5 Transmit Signal Processing

In the transmit path (A/D) of the FXS, the AC Tip - Ring analog input signal is sensed by the TAC and RAC pins, buffered, amplified by the analog AX gain and sampled by the A/D converter, filtered, companded (for A-law or μ -law), and made available to the PCM blocks. If linear format is selected, the 16-bit data will be transmitted in two consecutive time slots starting at the programmed time slot. The B, X, and GX digital filter blocks are user-programmable digital filter sections. The first high-pass filter is for DC rejection, and the second high pass and notch filters reject low frequencies such as 50 Hz or 60 Hz.

Data Sheet

3.4.6 Receive Signal Processing

In the receive path (D/A) of the FXS port, the digital signal is expanded (for A-law or μ -law), filtered, interpolated, converted to analog, and driven onto TIP and RING by the SLIC block. The AR, DRL, DISN, Z, R, and GR blocks are user-programmable filter sections.

3.4.7 Speech Coding

The A/D and D/A conversion follows either the A-law or the μ -law standard as defined in *ITU-T Recommendation G.711*. Alternate bit inversion is performed as part of the A-law coding. Linear code is an option on both the transmit and receive sides of the device. Two successive time slots are required for linear code operation. The linear code is a 16-bit two's-complement number which appears sign bit first on the PCM highway.

3.4.8 Wideband Operation

Each channel on the ZL88701/702 device can be set to operate in either Narrowband or Wideband mode under *VP-API-II* software control. In the Wideband mode, the nominal voice bandwidth is expanded and starts at 50 Hz or 200 Hz (depending on whether or not a high-pass and 50/60 Hz notch filter is enabled) to 7000 Hz to provide better voice quality. The *AC FXS Profiles* must be programmed with wideband coefficients. In the Wideband mode, the increased data rate is processed by accessing a second set of timeslots equally spaced in the frame.

Function Name	Description
VpSetOption()	VP_OPTION_ID_TIMESLOT Programs transmit and receive timeslot. VP_OPTION_ID_CODEC Programs speech coding mode.
VpGetOption()	VP_OPTION_ID_TIMESLOT Retrieves current values of transmit and receive timeslot. VP_OPTION_ID_CODEC Retrieves current speech coding mode.

Table 3 - VP-API-II Functions for Speech Coding

3.5 Signal Generation

Up to four programmable digital signal generators are available for the FXS channel. These signal generators can be programmed for multi-tone generation, amplitude and frequency modulation, and or the generation of complex sine, triangular or trapezoidal signals.

3.5.1 Multi-Tone Generation

In this configuration, up to four tone generators are summed into the output path, as shown in <u>Figure 13</u>. The Bias generator produces a DC bias that can be used to provide DC offset during ringing or DC test signals during diagnostics. This generator is automatically enabled when entering the VP_LINE_RINGING state.

Function Name	Description			
VpSetLineTone()	Provides simultaneous generation of up to four tones. Note that with Tone Cadencing, tones can be enabled/disabled individually to provide Special Indication Tone (SIT).			
VpSetLineState()	VP_LINE_RINGING and VP_LINE_RINGING_POLREV Uses Signal Generator A (and B for trapezoidal type ringing) with user selected frequency, offset, amplitude, and type.			
VpSendSignal()	VP_SENDSIG_DTMF_DIGIT Generates a DTMF digit on the line.			
VpInitCid()				
VpSendCid()	Sending Caller ID (FSK and DTMF message data supported) on an FXS line. Providing Type 2 CID Alerting tone.			
VpContinueCid()	Troviding Type 2 orb / Northing tone.			

Table 4 - VP-API-II Functions Using Signal Generators






Figure 13 - Multi-Tone Generation

Signal Generator A is also used by the Microsemi *VeriVoice* test suites to produce slow ramps. This allows a complex sequence of diagnostic test voltages to be generated in a controlled manner without generating unwanted transients on the line.

Each generator has independent frequency and amplitude parameters. The frequency accuracy is basically the same as the crystal accuracy of the system.

The EGA/B/C/D bits are controlled by the VP-API-II Cadencing engine.

3.5.2 Frequency and Amplitude Modulation

The signal generators can also be used to generate frequency- and/or amplitude-modulated tones in conformance with worldwide Howler (receiver off-hook) and call progress tone requirements. Frequency modulation is performed in a dedicated hardware block, while amplitude modulation is performed in software by *VP-API-II*.

To generate frequency-modulated tones, Signal Generator A is configured as a modulator, while Signal Generator D is configured as a carrier. The output of Signal Generator A is the frequency input to Signal Generator D. Note that Signal Generator A needs a positive DC bias so that its output is always positive. Caller ID generation is not available while frequency modulation is taking place. Figure 14 shows the configuration for modulation. Note that Signal Generators B and C are available to be summed to the frequency-modulated signal, if necessary.




Figure 14 - Frequency Tone Modulation



Frequency and amplitude modulation allow the ZL88701/702 device to meet exacting Howler tone requirements such as those specified in *BTNR 1080 Version 15* and *Draft 960-G, NTT Edition 5* and *Austel AUS002:2001*.

<u>Table 5</u> lists the *VP-API-II* functions that are used for Howler tone generation.

Function Name	Description
VpSetLineState()	VP_LINE_HOWLER Places the device in a high gain state for Howler tone generation.
VpSetLineTone()	Provides simultaneous generation of up to four tones. Note that with Tone Cadencing, tones can be enabled/disabled individually or modulated in order to generate Howler tones.

Table 5 - VP-API-II Functions for Howler Tone Generation

3.5.3 Triangular and Trapezoidal Signal Generation

The signal generators can also be used to generate trapezoidal waveforms for ringing. Figure 15 shows a configuration that is typically used to generate trapezoidal waveforms. Triangular waveforms can also be generated.




Figure 15 - Trapezoidal Signal Generation

3.6 Low Power DC Feed

The ZL88701/702 device supports *Low Power Idle Mode (LPIM)*, which reduces the system power consumption during idle (On-Hook) state. *LPIM* provides a weak DC feed capable of at least 5 mA to the line and reacts to a change in the line voltage to create an off-hook indication when a telephone goes off-hook.

3.7 Normal DC Feed

DC feed is active in normal idle, talk and ringing states and the programmed characteristics appear between Tip and Ring. VAS is chosen to ensure that sufficient headroom is available for the amplifiers when On-Hook to support On-Hook transmission with the programmed open circuit (VOC) voltage. Values programmed in device for VAS, VOC, and ILA are determined during VpCalLine() to ensure circuit performance. Please refer to Figure 16, "Active State I / V Characteristic" on page 23 for the Active state I/V characteristic feed curve for Rfeed = 200 Ω .

The *DC Profile* produces a DC feed curve at Tip and Ring when the fuse resistors are inside the feedback loop formed by the RTDC and RRDC feedback network. Note that the value of the combined Tip and Ring feed resistors Rfeed is programmable to 0, 50, 100, or 200 Ω to correspond to the choice of PTCs or fuse resistors that are used. Refer to Figure 49, "Profile Wizard - DC Profile Configuration Example" on page 74 for more details.

Data Sheet




Figure 16 - Active State I / V Characteristic

3.8 Test Feed

The Tip Open test state presents the DC feed characteristic shown in Figure 16 between the Ring lead and ground.

3.9 Ringing

The ZL88701/702 device supports balanced and unbalanced ringing. The ZL88701/702 device may be configured for fixed supplies for lower cost or tracking supplies for greater efficiency.

3.9.1 Balanced Ringing

Internal balanced ringing drives the subscriber line with balanced ringing voltage waveforms (see Figure 17 and Figure 18). In the balanced ringing mode, the ringing signal is driven differentially, thus maximizing the ringing signal swing. In this mode, the SLIC appears to the subscriber line as a voltage source with an output impedance of 200 Ω . The maximum ringing signal possible in the balanced mode for the ZL88702 is 140-V_{PK} (97-V_{PK} for the ZL88701), corresponding to the maximum AC + DC voltages.




Figure 17 - Balanced Ringing with Fixed Supply






Figure 18 - Balanced Ringing with Tracking Supply

3.9.2 Unbalanced Ringing

Unbalanced ringing holds the Tip output to a voltage close to ground while applying the ringing in a single ended fashion to the ring lead (see <u>Figure 19</u> and <u>Figure 20</u>). When in the unbalanced ringing mode, the ZL88701/702 chipset appears to the subscriber line as a voltage source with an output impedance of 200 Ω . The maximum ringing signal possible in the unbalanced mode for the ZL88702 is 70-V_{PK} (48-V_{PK} for the ZL88701) with a 70-V_{DC} (48-V_{DC} for the ZL88701) offset.




Figure 19 - Unbalanced Ringing with Fixed Supply






Figure 20 - Unbalanced Ringing with Tracking Supply

3.9.3 Adaptive Ringing Amplitude

The ZL88701/702 device supports adaptive ringing amplitude, which limits the maximum power that is generated by the device during ringing at or below a specified level. This will contribute to greater power efficiency and will avoid the thermal shutdown of the device or ringing stoppage when driving heavy loads.

3.9.4 Switch Hook Detection

The FXS supervision circuits of the ZL88701/702 device provide debounced off-hook indications to an external processor via the host port interface. The supervision circuit compares a scaled version of the Tip-Ring current to a programmed off-hook threshold, TSH. The output of the comparator is debounced by a programmable debounce timer, DSH. A debounced *Off-Hook* indication generates an interrupt to the host processor.

3.9.5 Ring Trip Detection

Ring trip is the process of sensing a subscriber's off-hook event during ringing. This is accomplished by sensing the rise in loop current which occurs when a phone goes Off-Hook. The ZL88701/702 device can detect ring trip when the ringing signal is purely AC and/or when the ringing signal has a DC bias on it. To do so, the ring trip algorithm is automatically altered internally by the ZL88701/702 device based on the user-programmed parameters.

The ring trip detector uses the Tip-Ring current as an input. This current is rectified so that AC + DC ring trip can be detected. The output of the rectified signal is compared to a programmable ring trip threshold and the output is digitally debounced. The output is blanked upon ring entry to avoid false ring trips.

The ring trip detection circuit provides debounced ring trip indications to an external processor via the host port interface. The ring trip circuit compares a scaled version of the Tip-Ring current to a programmed Ring Trip Threshold (RTTH). The output of the comparator is processed by the ring trip algorithm on a cycle by cycle basis to provide immunity to false ring trips. In addition, spending more than 50% of the time in ringing current limit will generate a trip indication. A positive ring trip occurs if a trip indication is present for one (optional) or two (default) complete ring cycles, and an interrupt can be raised to the host processor. For AC-only ringing, the signal is half-wave rectified.

The Ring Trip Threshold (RTTH), integration method (positive half-wave for AC only or full-wave for AC+DC), the number of cycles (1 or 2), and Ringing Current Limit (ILR) are programmed in the *Ringing Profile*. Microsemi



provides a number of example *Ringing Profiles* for most common ringing requirements incorporating the ringing signal parameters and corresponding ring trip settings.

The following equations can be used to select new ring trip settings when using different ringing waveforms and different loads. They allow the ratio of the open circuit ringing voltage to the ringing threshold current to vary by +/-20%, which is conservative.

Name	Description
AMPA	Amplitude of signal generator A which is used for ringing
FREQA	Frequency of signal generator A which is used for ringing
BIAS	DC bias for ringing
RTDCAC	Ringing trip based on AC only or Battery Backed (DC) Ringing
RTTH	Ringing trip threshold in 0.5 mA steps from 0 to 63.5 mA
ILR	Ringing current limit programmed in 2 mA steps. ILR=0 represents 50 mA. ILR = 31 represents 112 mA
HOOK	Interrupt in signalling register indicating a ring trip occurred

Table 6 - Ring Trip Parameters

For AC only ringing, RTDCAC is 1 and the ringing current is half-wave rectified and averaged over a ringing cycle. If this result exceeds the RTTH threshold for two successive cycles, the HOOK bit will be set. This method limits the supported loop length x depending on the minimum must not trip ringing impedance (Rmnt in Ohms) and allowing for errors in the applied ringing voltage and trip level. The maximum loop resistance is given by:

$$RLOOP(max) = 0.67xRmnt - Rphone - 66\Omega$$

RLOOP (max) excludes the DC resistance of the phone (Rphone, typically 430 Ω in the U.S.), and the fuse resistance if DC line sensing is behind the fuse resistors.

For a sinusoidal ringing waveform of VRING (RMS) volts, and Rmnt impedance, the following ring trip settings should be used:

$$RTTH = \frac{0.54xVRING}{Rmnt + 200\Omega}$$

$$ILR = \frac{1.4xVRING}{Rmnt + 200\Omega}$$

In general for short loop applications, it is recommended to use AC ring trip even in the presence of a DC bias that could allow a DC based ring trip, and the above equations still apply. Note that the ringing source impedance is nominally 200Ω .

3.10 Subscriber Line Testing

The ZL88701/702 device provides the ability for the user to perform the *Telcordia GR-909-CORE / TIA-1063* diagnostic testing for the voice ports. In Test mode, a variety of input signals can be read from the voice ADC converter. These signals include the switching regulator voltage and the line DC and AC voltages.

3.10.1 VeriVoice Professional Test Suite Software for the ZL880

VeriVoice Professional Test Suite Software is an advanced test suite featuring the following tests:

Line Voltage: Checks for hazardous and foreign AC and DC voltages.

Receiver Off-Hook: Checks for longitudinal fault, off-hook resistive fault and receiver off-hook.

Regular REN: Tests the impedance of the line and returns a fail if the Ringer Equivalence Number

Data Sheet

(REN) is too low or high.

Electronic REN:
 Provides REN Tip to Ring, Tip to ground and Ring to ground based on capacitance

Resistive Fault: Measures three-element resistance.

GR-909-CORE / TIA-1063: Performs all of the GR-909-CORE outward tests in the correct sequence.

Capacitance: Measures three element capacitance
 Master Socket: Detects master socket terminations
 Cross Connect: Detects cross connected FXS

Loopback: Enables receive-to-transmit signal loopback using two different methods

Read Loop Conditions: Measures voltages between Tip and Ring, Tip to ground, Ring to ground, and VBAT to

ground. Also measures metallic and longitudinal line currents in supported states.

Read Battery Conditions:
 Reads the battery voltages connected to the line circuit.

DC Voltage Self-Test:
 Verifies that the line circuit has the ability to drive the voltage ranges required for the

normal operation of the line circuit.

DC Feed Self-Test
 Measures the voltage and current across a known internal test termination using the

DC Profile that has been programmed.

Ringing Self-Test
 Verifies ring signal generation, drive capability, and ring trip.

On/Off Hook Self Test
 Creates on-hook and off-hook conditions on the line using the internal test termination

and verifies that they are properly reported.

3.11 Manufacturing Testing

The ZL88701/702 is supported by the *VeriVoice Manufacturing Test Package (VVMT)*, a platform-independent 'C' source code module which facilitates factory testing and calibration of assembled boards with this and other Microsemi voice products.

3.12 Metering

The ZL88701/702 device is capable of $0.5 \, V_{RMS}$ metering into a 200 Ω metering load at either 12 kHz or 16 kHz. Smooth metering application and abrupt metering application are supported. A typical metering sequence is shown below in Figure 21.




Figure 21 - Metering Pulse Definitions

The metering on time, off-time, and number of cycles are programmed in the VP-API-II function VpStartMeter(). This off-loads much of the timing from the host processor. Note that a ramp up / ramp down period of up to 20 ms is possible. The metering type (12 or 16 kHz), peak current and voltage limit are set in the Metering Profile and are used by the VP-API-II function VpInitMeter(). Note that in a normal configuration, some of the metering current flows into the CTD and CRD capacitors, so that the current sourced into an external load will be less than that



programmed peak current parameter even when the metering voltage limit is not reached. The metering voltage that reaches the load is also dependent on the total fuse resistance and the minimum load resistance, which is typically 200 Ω

3.13 Switching Regulator Controller

The switching regulator controller and the external power train circuitry provide a flexible switching regulator that automatically produces the negative supply voltage required to drive each line.

A flyback switching circuit is shown in Figure 43 on page 60 and supports ringing up to 140-V_{PK} . An inverting-boost switching circuit capable of up to 85-V_{PK} ringing is shown in Figure 44 on page 62. In addition to supporting a higher ringing voltage, flyback designs are better suited for isolated designs and for systems with 5V switcher power, while inverting boost designs have a lower BOM. Both topologies operate at similar efficiency levels. The ZL88701/702 also supports the older and less efficient inverting buck-boost topology with power PNP switching transistors.

The variable output switching regulator is used to generate the VBAT supply voltage on a per line basis. An offset voltage (set by the VAS DC feed parameter) is added to the measured Tip-Ring voltage when on hook and the resulting signal controls the output of the switching regulator. When loop current is drawn in the Active or Ringing states, an additional offset defined as Rfeed * lloop is added, to ensure overhead is maintained with up to 160 Ohms of total fuse resistance present in the DC feed loop. This architecture enables the switching regulator output voltage to generate the required voltage to feed the line whether in the on-hook, off-hook or ringing states. The result is maximum power efficiency and minimum power consumption in all states because the regulator output is always optimum for the current state.

In addition, the regulator has three modes when a fixed output is generated. The first is the Battery Floor Voltage, which limits how low the power supply will drop when driving very short loops. Typically this is set to -25 V for US applications to ensure compatibility with Call Waiting Caller ID (CWCID) equipment that performs a momentary extension check (MEC). International applications typical have a lower floor voltage, such as -15 V or -20 V. The second fixed output is the Open Circuit Voltage (VOC) which is used for Low Power Idle Mode -48 V. The third fixed output can be generated in fixed ringing voltage mode if dynamic tracking of the ringing waveform is not needed for efficiency or power consumption reasons. In this case the power supply ramps up to a pre-programmed voltage that is sufficient to support the programmed ringing waveform just before entering the ringing state. The Battery Floor Voltage and the Open Circuit Voltage are set in the *DC Profile*, while the ringing voltage is set in the *Ringing Profile*. These voltages should be calibrated by the *VP-API-II* software VpCalLine() function.

The switching regulator has three modes of operation: Low, Medium, and High, which roughly correspond with On-Hook, Off-Hook, and Ringing states. These modes of operation provide for increased efficiency over a wide load range. In Low Power mode the switcher operates at 24 kHz, which produces maximum efficiency in the idle condition while providing up to one watt of output power capability. In Medium Power mode the switching frequency is changed to 384 kHz for flyback designs and 300 kHz for inverting boost, providing greater power without significant sacrifice of efficiency. High Power mode, which is usually of short duration, uses 512 kHz in flyback designs and 300 kHz in inverting boost systems. It enables the switching regulator to support up to 10 watts of output power. Switching regulator parameters are set in the *Device Profile* and control the switching frequency. In addition, the controller detects over current events and terminates the output pulse on a cycle by cycle basis.

3.14 Charge Pump Regulator and MOSFET Gate Driver

The ZL88701/702 device features an internal charge pump regulator to generate a supply voltage suitable to drive a wide range of external MOSFETs. The charge pump regulator steps up the DVDD voltage to a value required by the MOSFET supply (VDDSW) to drive a logic level MOSFET (between 4.3 V to 5 V). The charge pump regulator has an output undervoltage protection circuit with a threshold about 0.2 V below the target voltage. The internal charge pump voltage is filtered by an external capacitor at the VDDSW node. For any other use or connection to VDDSW, contact Microsemi Customer Applications.

The charge pump converter configuration is selected in the *Device Profile*.



3.15 Common Protection Reference

A Common Protection Reference (CPR) output is available. It provides the gate reference for a common shared protector for both channels. The reference voltage will be the more negative of VBAT₁ and VBAT₂. When the circuit is activated it will source at least 10 mA of gate trigger current.

Do not use the CPR pin if independent protectors are used. Use the respective channel's VBAT voltage as the protector gate reference voltage if independent protectors such as the Bourns TISP61089B are used.



4.0 Electrical Specifications

4.1 Absolute Maximum Ratings

Stresses above those listed under *Absolute Maximum Ratings* can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Ambient relative humidity (non condensing) VBAT ₁ , VBAT ₂ voltage with respect to GND for the ZL88701 device	5 to 95% -115 V _{DC} to +0.5 V _{DC} -160 V _{DC} to +0.5 V _{DC}
for the ZL88701 device	
for the ZL88702 device	
AVDD, DVDD, VDDHPI voltages with respect to GND	-0.4 V _{DC} to + 4.0 V _{DC}
AVDD voltage with respect to DVDD	-0.4 V_{DC} to + 0.4 V_{DC}
I/O1 ₁ , I/O1 ₂ current sink to GND ⁽¹⁾	70 mA
TIPD _i or RINGD _i voltage with respect to GND (continuous)	$VBAT_i - 1 V_{DC}$ to + 1.0 V_{DC}
TIPD _i or RINGD _i voltage with respect to GND (10 ms, F = 0.1Hz)	VBAT _i – 5 V _{DC} to + 5.0 V _{DC}
TIPD _i or RINGD _i voltage with respect to GND (1 μ s, F = 0.1Hz)	VBAT _i – 10 V _{DC} to + 10 V _{DC}
TIPD _i or RINGD _i voltage with respect to GND (250 ns, F = 0.1Hz)	VBAT _i – 15 V _{DC} to + 15 V _{DC}
TIPD _i or RINGD _i current (continuous)	± 150 mA
TIPD _i or RINGD _i current (1 μs)	± 400 mA
Latch up immunity (any pin)	± 100 mA
CPR voltage with respect to GND	$-$ 155 V_{DC} + AVDD to min (VBAT ₁ , VBAT ₂) + 0.5 V_{DC}
Maximum device power dissipation, continuous $^{(2)}$ - $T_A = 85$ °C P_D	2.1 W
Junction to ambient thermal resistance $^{(2)}$ θ_{JA}	26°C/W
Junction to board thermal resistance $^{(2)}$ θ_{JB}	7°C/W
Junction to case bottom (exposed pad) thermal resistance $\theta_{\text{JC (BOTTOM)}}$	3.6°C/W
Junction-to-top characterization parameter $^{(2)}$ ψ_{JT}	0.8°C/W
Reflow temperature, 10 sec., MSL3, per JEDEC J-STD-020	260°C
ESD immunity (Human Body Model)	JESD22 Class 1C compliant

Notes:

- 1. When configured as outputs (for LED or relay drive control)
- 2. See "Thermal Performance"



4.2 Thermal Performance

The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Specified performance requires that the exposed thermal pad be soldered to an equally sized exposed copper surface, which, in turn, conducts heat through multiple vias to a large internal copper plane. Thermal performance depends on the number of PCB layers and the size of the copper area. Please refer to Microsemi's application note *QFN Package (Document ID#: 080791)* for general design and layout guidelines.

The thermal specifications in <u>"Absolute Maximum Ratings"</u> assume that the device is mounted on a highly effective thermal conductivity test board (4 layers, 2s2p) per *JEDEC JESD51-7* and *JESD51-5*, and featuring the recommended 10x10 array of thermal vias shown in <u>Figure 57 on page 82.</u>

4.3 Operating Ranges

Microsemi guarantees the performance of this device over industrial (-40°C to +85°C) temperature range by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with the *Telcordia GR-357-CORE* Generic Requirements for Assuring the Reliability of Components Used in Telecommunications Equipment.

4.3.1 Recommended Operating Conditions

Ambient temperature	-40°C < T _A < +85°C
Ambient relative humidity	15% to 85%
GND	0 V _{DC}
AVDD with respect to GND	+3.3 V _{DC} ± 5%
DVDD with respect to AVDD	±50 mV _{DC}
VDDHPI with respect to GND	+1.71 V _{DC} to DVDD
VDDSW with respect to GND VDDSW supplied from DVDD VDDSW internally generated	+3.3 V _{DC} ± 5% +4.3 V _{DC} to +5.0 V _{DC}
VBAT _i with respect to GND, in Disconnect or Shutdown states for the ZL88701 device for the ZL88702 device	-105 V _{DC} to +0.4 V _{DC} -150 V _{DC} to +0.4 V _{DC}
VBAT _i with respect to GND, in other states for the ZL88701 device for the ZL88702 device	-105 V _{DC} to -12 V _{DC} -150 V _{DC} to -12 V _{DC}
Digital pins, except I/O1 _i , I/O2 _i	GND to VDDHPI
I/O1 _i , I/O2 _i	GND to DVDD
Analog pins	GND – 0.3 V _{DC} to AVDD + 0.3 V _{DC}



5.0 Electrical Characteristics

5.1 Test Conditions

Unless otherwise noted, test conditions are:

- Typical values are for T_A = 25°C and nominal supply voltages. Minimum and maximum values are over the temperature
 and supply voltage ranges shown in <u>"Recommended Operating Conditions" on page 31</u>, except where noted
- Default (unity) gain in X, R, DRL, AX and AR blocks
- · Default coefficients in DISN, Z and B filters
- DC feed programmed and calibrated to ILA = 25 mA, VOC = 48.0 V, and VAS = 8.76 V
- AC and DC load resistance $R_1 = 600 \Omega$
- Fuse resistors for device tests are R_F = 14 Ω
- 0 dBm0 = 0 dBm (600 Ω) = 0.775 V_{RMS}. Digital gains GX0 and GR0 to achieve 0 dBr relative levels are GX0 = +6.797 dB (7A20h) A-law or linear and GX0 = +6.737 dB (2A20h) μ-law to set A/D transmit gain to 0dB GR0 = -1.793 dB (6AA0h) A-law or linear and GR0 = -1.720 dB (3AA0h) μ-law to set D/A receive gain to 0dB
- Ringing tests have two conditions: C1 and C2 with ILR = 60 mA, and C3 with ILR = 68 mA. RTTH = 25.5 mA AC in all cases. C1 and C2 were performed on a ZL88701 device, and C3 test case was performed on a ZL88702 device.
 - C1 programmed ringing 71 V_{PK} (50 V_{RMS}), 0 V_{DC} offset and 1 REN (7000 Ω + 8- μ F) load
 - C2 programmed ringing 92 V_{PK} (65 V_{RMS}), 0 V_{DC} offset and 3 REN (2333 Ω + 24- μ F) load
 - C3 programmed ringing 89 V_{PK} (63 V_{RMS}), 48 V_{DC} offset and 5 REN (1386 Ω + 40- μ F) load

5.2 Supply Currents and Power Dissipation

- External Switcher circuit as shown in <u>Figure 43</u>, "<u>Flyback Switching Regulator Circuit (140-VPK Ringing)</u>" on page 60 with input voltage V_{SW} = 12 V_{DC}
- · Supply currents and power consumption are per channel of the device based on both channels in the same state
- Device or package power does not include power delivered to the load

Operational State	Condition			I _{VBAT} mA Device Power (Note 4) mW		Note
		Тур	Тур	Тур	Тур	
Shutdown	Disconnect, switcher off	1.7	0	0	6	
Disconnect	VBAT = -25 V	5.1	0.2	0.07	23	
Low Power Idle	VBAT = -55 V	9.5	1.4	0.2	43	
Idle	On-Hook	13	4.7	0.7	85	
	On-Hook Transmission	24	17	1.9	194	
Active (normal or reverse polarity)	Off-Hook, 300 Ω	24	52	26.4	435	1.
polanty)	Off-Hook, $600~\Omega$	24	71	26.4	460	
	C1	26	66	9	275	4 E
Ringing	C2	26	202	27	480	1., 5.
	C3	26	303	37	804	1., 5., 6.

Table 7 - Power Dissipation

Notes

- 1. Not Tested in Production. Parameter is guaranteed by characterization or correlation to other tests.
- 2. I_{DD} supply current is the sum of I_{AVDD} and I_{DVDD} for the device in normal mode divided by 2.
- 3. IVSW is not tested in production.
- 4. Measured output of switching regulator feeding into device's $VBAT_i$ pin.
- 5. Full tracking ringing regulation mode was used for these measurements.
- 6. Ringing signal must be cadenced to produce an average power that can be handled by the package.



5.3 DC Characteristics

Symbol	Parameter Descriptions	Min	Тур	Max	Unit	Note
V_{IL}	Digital input low voltage			8.0	\/	
V _{IH}	Digital input high voltage	2.0			Unit V μA V pF	
I _{IL}	Digital input leakage current	-7		+7		
I _{AIL}	Analog input leakage current	-1		+1	μА	
V _{HYS}	Digital input hysteresis	0.16	0.25	0.34	V	1.
V _{OL}	Digital output low voltage I/O1 ₁ , I/O1 ₂ ($I_{OL} = 50 \text{ mA}$) I/O2 ₁ , I/O2 ₂ ($I_{OL} = 4 \text{ mA}$) I/O2 ₁ , I/O2 ₂ ($I_{OL} = 8 \text{ mA}$) TSCA ($I_{OL} = 14 \text{ mA}$) Other digital outputs ($I_{OL} = 2 \text{ mA}$)			0.8 0.4 0.8 0.4 0.4	V	2.
V _{OH}	Digital output high voltage I/O2 ₁ , I/O2 ₂ (I _{OH} = 4 mA) I/O2 ₁ , I/O2 ₂ (I _{OH} = 8 mA) Other digital outputs (I _{OH} = 400 μ A)	V _{DVDD} - 0.4 V V _{DVDD} - 0.8 V 2.4				
I _{OL}	Digital output leakage current (Hi-Z state) 0 < V < DVDD	-7		+7	μA	
V _{REF}	VREF output open circuit voltage (I _{VREF} = +/- 100 μA)	1.43	1.5	1.57	V	
C _{IREF}	IREF pin maximum load capacitance			20		
C _I	Digital input capacitance			4	pF	1.
Co	Digital output capacitance			4		
PSRR ₁	AVDD, DVDD power supply rejection ratio (1.02 kHz, 100 mV _{RMS} , either path, $GX = GR = 0 dB$)	32	38		-ID	
PSRR ₂	VBAT _i power supply rejection ratio (1.02 kHz, 100 mV _{RMS} , either path, GX = GR = 0 dB)	40			dB	1.

Notes:

- 1. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 2. I/O1_i, and I/O2_i outputs are resistive for less than a 0.8 V drop. Total DC current must not exceed absolute maximum ratings.



5.4 DC Feed and Signaling - All States Except Low Power Idle Mode

Description	Test Conditions	Min	Тур	Max	Unit	Note
ILA programmable range, Active state		18		49	mA	1.
I _L , Loop-current accuracy, Active state	I _L in constant-current region after ILA calibration	-10		+10	%	
I _{RINGD} , RINGD leakage, Ring Open state	VBAT = -100 V R _L = 0 to GND or VBAT			1000		1
I _{TIPD} , TIPD leakage, Tip Open state	VBAT = -100 V $R_L = 0$ to GND or VBAT			1000	μΑ	
TIPD, RINGD leakage, Disconnect state	VBAT = -100 V R _L = 0 to GND or VBAT			10		
I_{RINGD} , RINGD current accuracy, Tip Open state	RINGD to ground	-10		+10	%	1.
V _{TIPD} , ground-start signaling	TIPD to -48 V = 7 k Ω , RINGD to ground = 100 Ω	-7.5	-5		V	7.
TDC, RDC input offset current		1.35	1.5	1.65	μΑ	1., 2.
Ground key accuracy	After calibration	−1 mA −15%		+1 mA +15%		
Switch hook accuracy	After calibration	-20		+20	0/	
Open circuit voltage, V _{TIPD} - V _{RINGD}	VOC = 48 V, after VOC calibration	-7		+7	%	
V _{RINGD} , open circuit	VOC = 48 V, after VOC calibration	-56.5		-49.0	V	

Notes:

- 1. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 2. Analog input pad leakage can add to this value see specification under "DC Characteristics" on page 33.

5.5 DC Feed and Signaling - Low Power Idle Mode State

Description	Test Conditions	Min	Тур	Max	Unit	Note
V _{TIPD} - V _{RINGD} voltage	VBAT=-52 V, I _{LOAD} = 3 mA	44				4
	R _{LOAD} =3.5 KΩ	23	28	33	V	1.
	VBAT=-52 V, R _{LOAD} = open	44	48	51		
I _{TIPD} current limit	TIPD sourcing current	9	31	70	A	1.
I _{RINGD} current limit	RINGD sinking current, $R_{LOAD} = 600 \Omega$	7.1	8.0	9.3	mA	
Off-hook current settling time	R _{LOAD} =200 Ω		90	800	μs	
DC feed resistance	I _{LOAD} < current limit		200		Ω	1.
DC leed lesistance	I _{LOAD} > current limit		230K			

Note:

1. This parameter is guaranteed by characterization or correlation to other tests. Typical values not tested in production.

5.6 Metering

Description	Test Conditions	Min	Тур	Max	Unit	Note
Level accuracy	0.5 V _{RMS} , 12 or 16 kHz, 200 or 3000 Ω AC load	-5		+10	%	1.
Frequency accuracy	12 or 16 kHz	-0.1		+0.1	%	

Note:

1. This parameter is guaranteed by characterization or correlation to other tests. Typical values not tested in production.



5.7 Shared Protection

Description	Test Conditions	Min	Тур	Max	Unit	Note
CPR output current (sourcing)	min (VBAT ₁ , VBAT ₂) - $V_{CPR} = 2.5 \text{ V}$	10			mA	
min (VBAT ₁ and VBAT ₂) - V _{CPR}		-0.5 ⁽¹⁾	0	2.0 ⁽²⁾	V	

Notes:

- Steady state no current.
- 2. When output current is 1 mA.

5.8 Ringing

Description	Test Conditions	Min	Тур	Max	Unit	Note
Ringing Voltage Accuracy	52.5 V _{PK} into a 5 REN load	-7		+7	%	1.
Ringing DC offset, V _{TIPD} - V _{RINGD}	R _L = open circuit, programmed rInging = 0 V _{PK}	-2	0	+2	V	3.
Harmonic distortion	52.5 V _{PK} into a 5 REN load		3	5	0/	
Ringing current limit accuracy	R _L = 600 Ω	-10		10	%	
Ringing source impedance			200		Ω	2.
DC ring trip accuracy	EGBIAS = 1	-15		+15	%	0.4
AC ring trip accuracy	EGBIAS = 0	-15		+15	%	2.,4.
Ring trip delay	Periods of ringing	1		3	cycles	

Notes:

- 1. This production test is performed without calibration. After calibration, typical accuracy is within +/- 4 %.
- 2. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 3. After calibration.
- 4. If the ringing current in the loop is near the current limit more than 50% of the time, a ring trip will occur regardless of the average current.

5.9 Switching Regulator Controller

The following specifications apply to switching regulator controllers Y and Z.

Description	Test Conditions	Min	Тур	Max	Unit	Note
SWISx shutdown threshold	Referenced to GND	85	100	115	\/	
SWISx hysteresis			25		mV —	
SWISx input bias current		-10		10	μA	7.
SWISx shutdown delay	V _{SWISx} > 115 mV	12		88	ns	1., 2.
SWCMPx output current		-200		200	μA	
SWCMPx operating range		0.4		2.6	V	
SWVSx to SWCMPx gain		0.4		40	V/nA	1
SWVSx to SWCMPx bandwidth		100			kHz	1.
SWVSx input offset current	$R_{VSx} = 1.0 M\Omega$	1.3	1.5	1.7	μA	
LFC output impedance			12		kΩ	1
SWxV output voltage accuracy	Calibrated -95 V fixed ringing voltage	-100		-90	V	3.

Notes:

- 1. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 2. Time from SWISx exceeding threshold to SWOUTx voltage passing through DVDD/2.
- 3. Accuracy following battery calibration depends on the battery voltage sense accuracy (+/-4 %) plus the calibration resolution of +/- 0.625 V



5.10 Charge Pump Controller and MOSFET Driver

The following specifications apply to the charge pump controller when generating VDDSW and for driving the switching circuit MOSFETs.

Description	Test Conditions	Min	Тур	Max	Unit	Note
VDDSW output voltage range	I _{VDDSW} = 5 mA	4.3	4.7	5.0	V	1
VDDSW step voltage	I _{VDDSW} = 5 mA		0.1		V	1.
VDDSW output voltage accuracy	VDDSW = 4.7 V, I _{VDDSW} = 5 mA	-3		+3	%	
VDDSW undervoltage lockout threshold	Below the target output voltage	110	200	290	mV	
SWOUTx peak source current	V _{SWOUTx} = 2.5 V, C _{LOAD} = 1.5 nF	100			mA	1.
SWOUTx peak sink current	V _{SWOUTx} = 2.5 V, C _{LOAD} = 1.5 nF	200			IIIA	
Maximum total gate switching charge (per channel)	VDDSW = 4.7 V, f = 512 kHz, VDDSW internally generated	8			nC	1.

Notes:

5.11 Voice ADC Signal Sense Accuracy

Description	Code	Full Scale	Useful Range	Min	Тур	Max	Unit	Note
Metallic AC coupled voltage (Tip/Ring voice)	00h	-3.44 to +3.44	-3.44 to +3.44	-4%		+4%	V	1., 2.
Voice DAC analog loopback	0Ah	-2.0 to +2.0	-1.0 to +1.0	-12%		+12%		

Notes:

- 1. All specifications assume calibration.
- 2. The % limits are defined as the % of programmed threshold value or the % of the actual voltage or current on Tip / Ring. The offset and percentage errors are independent and combine as RMS errors.

^{1.} This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.



5.12 Supervision ADC Signal Sense Accuracy

Description	Code	Full Scale	Useful Range	Min	Тур	Max	Unit	Note
Sense at SWVSY	01h		-180 to 0	−0.5 V − 4 %		+0.5 V +4 %		
Sense at SWVSZ	02h]	-180 to 0	-0.5 V - 4 %		+0.5 V +4 %		
Sense at VS1, VS2	03h		-180 to +60	−0.5 V − 4 %		+0.5 V +4 %		1 2
Tip voltage to ground	04h		-225 to +225	–0.5 V – 4 %		+0.5 V +4 %		1., 2., 3., 6.
Ring voltage to ground	05h	-240 to +240	-225 10 +225	-0.5 V - 4 %		+0.5 V +4 %		
Metallic DC line voltage (Tip to Ring)	06h			-0.5 V - 5 %		+0.5 V +5 %	V	
Longitudinal DC line voltage (Tip to ground + Ring to ground)	0Ah		-160 to +160	-1.0 V - 5 %		+1.0 V +5 %		
MOSFET drive supply, VDDSW	10h	+2 to +10	+2.5 to +5.5	-0.08 V - 0.5 %		+0.08 V +0.5 %		
Metallic loop current, IM (Tip to Ring) in Normal Mode	07h	-59.5 to +59.5 ⁽⁴⁾	-51 to +51 ⁽⁴⁾	-1.0 mA - 5 %		+1.0 mA +5%		
Longitudinal loop current, IL (total) in Normal Mode	08h			-1.0 mA - 5 %		+1.0 mA +5%	mA	1., 2., 6.
Ring current, IB (IM+IL)	0Eh	-59.5 to +59.5	-42 to +42	-2.0 mA - 5 %		+2.0 mA +5%		0.
Tip current, IA (IM-IL)	0Fh			-2.0 mA - 5 %		+2.0 mA +5%		
Metallic loop current (IM) in Low Gain Mode	08h	-297.5 to	-100 to +100	–5.0 μA – 5 %		+5.0 µA +5%	μA	
Longitudinal loop current per wire (IL) in Low Gain Mode	07h	+297.5	-250 to +250	-5.0 μA- 5 %		+5.0 µA +5%	μΑ	
Tip voltage to Longitudinal current ratio				-6.5		+6.5		
Ring voltage to Longitudinal current ratio	N/A	N/A	N/A	-6.5		+6.5	%	1., 5., 6., 7.
Metallic voltage to Metallic current ratio				-6.5		+6.5		
Temperature sense	0Dh	-50 to +150	-50 to +150	-15		+15	°C	1., 6.

- 1. All specifications assume calibration.
- 2. The % limits are defined as the % of programmed threshold value or the % of the actual voltage or current. The offset and percentage errors are independent and combine as RMS errors.
- 3. This is measured in production by calibrating offset voltage and applying -26 V for voltage to ground and 20 V Metallic. Accurately measuring smaller voltage requires care in offset calibration.
- 4. The Metallic loop current scale and range during ringing are –119 mA to +119 mA.
- 5. These are ratios of voltage to current measurements in Low Gain state performed during production testing.
- 6. Full scale is defined as a digital output code of ± 32768.
- 7. Not tested in production.



5.13 Transmission Characteristics - Narrowband Codec Mode

Description	Test Conditions	Min	Тур	Max	Unit	Note
TAC - RAC overload level	Active state, GX = AX = 0 dB	3.4			V _{PK}	1., 2.
Transmit level, A/D	0 dBm, GX = GX0, 1014 Hz		0		dBm0	
Receive level, D/A	0 dBm0, GR = GR0, 1014 Hz		0		dBm	
Gain accuracy, D/A or A/D	0 dBm0, 1014 Hz, off-hook	-0.35		+0.35	4D	
Gain accuracy, D/A or A/D	0 dBm0, 1014 Hz, on-hook	-0.5		+0.5	dB	
Idle channel noise V _{TIPD} - V _{RINGD} DXA, digital out	DRA, digital input = 0, A-law, 0 dBr DRA, digital input = 0, μ -law, 0 dBr $V_{TIPD} - V_{RINGD} = 0 V_{AC}$, A-law, 0 dBr $V_{TIPD} - V_{RINGD} = 0 V_{AC}$, μ -law, 0 dBr			-74 16 -65 19	dBm0p dBrnC0 dBm0p dBrnC0	5.
Two-wire return loss	200 to 3400 Hz	26	30			
Longitudinal to metallic balance TIPD - RINGD or DXA	200 to 3400 Hz	50			dB	7.
DRA to longitudinal signal generation	300 to 3400 Hz	42				7.
Longitudinal current capability, per wire TIPD or RINGD	Active state	8.5			mA _{RMS}	
Longitudinal impedance at TIPD or RINGD	0 to 100 Hz, LI = 0		100		Ω/pin	1.
Crosstalk between channels TX or RX to TX RX or TX to RX	0 dBm0, 1014Hz, Average 0 dBm0, 1014Hz, Average			-76 -78	dBm0	,,
Attenuation distortion	300 to 3000 Hz	-0.125		+0.125		1., 3.
Single frequency distortion	A-law or μ-law, off-hook			-46	dB	4.
Second harmonic distortion, D/A	GR = 0 dB, linear mode, off-hook			- 55		
End-to-end absolute group delay	B = Z = 0; $X = R = 1$, $C/L = 0$			678	μs	1., 6.
PESQ-LQ voice quality score	Linear, A-law, or µ-law		4.30	_		1.

- 1. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 2. Overload level is defined when THD = 1%.
- 3. See Figure 22 and Figure 23 on page 39.
- 4. 0 dBm0 input signal, 300 to 3400 Hz measurement at any other frequency, 300 Hz to 3400 Hz.
- 5. No single frequency component in the range above 3800 Hz may exceed a level of -55 dBm0.
- 6. The End-to-End Group Delay is the absolute group delay of the echo path with the B filter turned off.
- 7. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.



5.14 Attenuation Distortion - Narrowband Codec Mode

The signal attenuation in either path is nominally independent of the frequency. The deviations from nominal attenuation will stay within the limits shown in <u>Figure 22</u> and <u>Figure 23</u>. The reference frequency is 1014 Hz and the signal level is –10 dBm0.




Figure 22 - Transmit (A to D) Path Attenuation vs. Frequency




Figure 23 - Receive (D to A) Path Attenuation vs. Frequency

5.15 Discrimination Against Out-of-Band Input Signals - Narrowband Codec Mode

When an out-of-band sine wave signal of frequency f, and level A is applied to the analog input, there may be frequency components below 4 kHz at the digital output which are caused by the out-of-band signal. These components are at least the specified dB level below the level of a signal at the same output originating from a 1014-Hz sine wave signal with a level of A dBm0 also applied to the analog input. The minimum specifications are



shown in <u>Table 8</u>. The attenuation of the waveform below amplitude A, between 3400 Hz and 4600 Hz, is given by the formula:

Attenuation =
$$\left[14 - 14\sin\left(\frac{\pi(4000 - f)}{1200}\right)\right] dB$$

Frequency of Out-of-Band Signal	Amplitude of Out-of-Band Signal	Level below A
16.6 Hz < f < 45 Hz	-25 dBm0 < A ≤ 0 dBm0	18 dB
45 Hz < f < 65 Hz	-25 dBm0 < A ≤ 0 dBm0	25 dB
65 Hz < f < 100 Hz	–25 dBm0 < A ≤ 0 dBm0	10 dB
3400 Hz < f < 4600 Hz	-25 dBm0 < A ≤ 0 dBm0	see <u>Figure 24</u>
4600 Hz < f < 100 kHz	-25 dBm0 < A ≤ 0 dBm0	32 dB

Table 8 - Out of Band Discrimination, Narrowband Codec Mode




Figure 24 - Discrimination Against Out-of-Band Signals

5.16 Discrimination Against 12- and 16-kHz Metering Signals - Narrowband Codec Mode

If the ZL88701/702 device is used in a metering application where 12- or 16-kHz tone bursts are injected onto the telephone line toward the subscriber, a portion of these tones may also appear at the transmit input. These out-of-band signals may cause frequency components to appear below 4 kHz at the digital output. For a 12-kHz or 16-kHz tone, the frequency components below 4 kHz are reduced from the input by at least 70 dB. The sum of the peak metering and signal voltages must be within the TAC - RAC pin overload level.

5.17 Spurious Out-of-Band Signals at the Analog Output - Narrowband Codec Mode

With PCM idle code being applied to the digital input and either a quiet $600~\Omega$ termination or an open being applied to Tip and Ring, any single frequency tone between 0 and 16kHz measured at the analog output shall be less than -50 dBm0. With PCM code words representing a sine wave signal in the range of 300 Hz to 3400 Hz at a level of



0 dBm0 applied to the digital input, the level of the spurious Out-of-Band signals at the analog output is less than the limits shown below.

Frequency	Level
4.6 kHz to 40 kHz	−32 dBm0
40 kHz to 240 kHz	-46 dBm0
240 kHz to 1 MHz	-36 dBm0

With code words representing any sine wave signal in the range 3.4 kHz to 4.0 kHz at a level of 0 dBm0 applied to the digital input, the level of the signals at the analog output are below the limits in <u>Figure 25</u>. The amplitude of the spurious out-of-band signals between 3400 Hz and 4600 Hz is given by the formula:

Level =
$$\left[-14 - 14\sin\left(\frac{\pi(f - 4000)}{1200}\right)\right] dBm0$$




Figure 25 - Spurious Out-of-Band Signals

5.18 Overload Compression - Narrowband Codec Mode

<u>Figure 26 on page 42</u> shows the acceptable region of operation for input signal levels above the reference input power (0 dBm0). The conditions for this figure are:

- 1. $1.2 \text{ dB} < GX \le + 12 \text{ dB}$
- 2. $-12 \text{ dB} \le \text{GR} < -1.2 \text{ dB}$
- 3. Digital voice output of one VoicePort channel connected to digital voice input of a second VoicePort channel.
- 4. Measurement analog-to-analog






Figure 26 - Analog-to-Analog Overload Compression

5.19 Gain Linearity - Narrowband Codec Mode

The gain deviation relative to the gain at -10 dBm0 is within the limits shown in Figure 27 (A-law) and Figure 28 (μ -law) for either transmission path when the input is a sine wave signal of 1014 Hz.




Figure 27 - A-law Gain Linearity with Tone Input (Both Paths)




Figure 28 - μ-law Gain Linearity with Tone Input (Both Paths)

5.20 Total Distortion Including Quantizing Distortion - Narrowband Codec Mode

The signal to total distortion ratio will exceed the limits shown in <u>Figure 29</u> for either path when the input signal is a sine wave with a frequency of 1014 Hz, using psophometric weighting for A-law and C-message weighting for μ -law




Figure 29 - Total Distortion with Tone Input (Both Paths)



5.21 Group Delay Distortion - Narrowband Codec Mode

For either transmission path, the group delay distortion is within the limits shown in <u>Figure 30</u>. The minimum value of the group delay is taken as the reference. The signal level should be 0 dBm0

.




Figure 30 - Group Delay Distortion



5.22 Transmission Characteristics - Wideband Codec Mode

Description	Test Conditions	Min	Тур	Max	Unit	Note
TAC - RAC overload level	Active state GX = AX = 0 dB	3.4			V _{PK}	1., 2.
Transmit level, A/D	0 dBm, GX = GX0, 1014 Hz		0		dBm0	
Receive level, D/A	0 dBm0, GR = GR0, 1014 Hz		0		dBm	
Gain accuracy, D/A or A/D	0 dBm0, 1014 Hz, off-hook	-0.5		+0.5		
Gain accuracy, D/A or A/D	0 dBm0, 1014 Hz, on-hook	-0.5		+0.5		1.
Attenuation distortion	100 Hz to 6.0 kHz	-0.25		+0.25		3.
Single frequency distortion	0 dBm0, Linear Mode, 50 Hz to 7.0 kHz, off-hook			-50	dB	4.
Signal to noise + distortion	0 dBm0, Linear Mode 50 Hz to 7.0 kHz	50				4.
Second harmonic distortion, D/A	GR = 0 dB, off-hook			-55		
Idle channel noise, V _{TIPD} - V _{RINGD} DXA, digital out	DRA, digital input = 0, linear, 0 dBr V _{TIPD} - V _{RINGD} = 0 V _{AC,} linear, 0 dBr			-67 -67	dBm0p dBm0p	1., 5.
End-to-end absolute group delay	B = Z = 0; X = R = 1, C/L = 0			340	μs	1., 6.
Two-wire return loss	50 to 7000 Hz	20	26		dB	1.
Longitudinal to metallic balance TIPD - RINGD or DXA	50 to 7000 Hz	48			dB	7.
DRA to longitudinal signal generation	300 to 7000 Hz	40				1.
Longitudinal current capability, per wire TIPD or RINGD	Active state	8.5			mA _{RMS}	1.
Longitudinal impedance at TIPD or RINGD	0 to 100 Hz, LI = 0		100		Ω/pin	1.
PESQ-LQ voice quality score	Linear			4.30		1.

- 1. This parameter is guaranteed by characterization or correlation to other tests. Not tested in production.
- 2. Overload level is defined when THD = 1%.
- 3. See Figure 31, "Transmit (A to D) Path Attenuation vs. Frequency (with High-Pass Filter Enabled)" on page 46 and Figure 32, "Receive (D to A) Path Attenuation vs. Frequency" on page 46.
- 4. 0 dBm0 input signal, 50 to 7000 Hz measurement at any other frequency, 50 to 7000 Hz.
- 5. No single frequency component in the range above 7600 Hz may exceed a level of -55 dBm0.
- 6. The End-to-End Group Delay is the absolute group delay of the echo path with the B filter turned off.
- 7. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.



5.23 Attenuation Distortion - Wideband Codec Mode

The signal attenuation in either path is nominally independent of the frequency. The deviations from nominal attenuation will stay within the limits shown in <u>Figure 31</u> and <u>Figure 32</u>. The reference frequency is 1014 Hz and the signal level is –10 dBm0.




Figure 31 - Transmit (A to D) Path Attenuation vs. Frequency - (with High-Pass Filter Enabled)




Figure 32 - Receive (D to A) Path Attenuation vs. Frequency



5.24 Group Delay Distortion - Wideband Codec Mode

For either transmission path, the group delay distortion is within the limits shown in <u>Figure 33</u>. The minimum value of the group delay is taken as the reference. The signal level should be 0 dBm0.




Figure 33 - Group Delay Distortion



6.0 Switching Characteristics and Waveforms

The following are the switching characteristics over operating range, unless otherwise noted. Minimum and maximum values are valid for all digital outputs with a 115 pF load.

6.1 PCM and SPI Mode

The PCM and SPI mode is used to communicate audio and control information to the host processor. It is enabled when the \overline{ZSI} pin is tied to DVDD. Unless otherwise specified, the SPI timing values are valid for VDDHPI = 1.8 V_{DC}, 2.5 V_{DC}, or 3.3 V_{DC}.

6.1.1 SPI Interface

No.	Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
1	t_{DCY}	Data clock period	122			*	
2	t _{DCH}	Data clock high pulse width	48				
3	t _{DCL}	Data clock low pulse width	48				
4	t _{DCR}	Rise time of clock			8		
5	t _{DCF}	Fall time of clock			8		
6	t _{ICSS}	Chip select setup time, Input mode	5				
7	t _{ICSH}	Chip select hold time, Input mode	0				
8	t _{ICSL}	Chip select pulse width, Input mode		8t _{DCY}			
9	t _{ICSO}	Chip select off time, Input mode	0				1.
10	t _{IDS}	Input data setup time	5				
11	t _{IDH}	Input data hold time	0			ns	
12	t _{OLH}	I/O1, I/O2 output latch valid			2500		
13	tocss	Chip select setup time, Output mode	5				
14	t _{OCSH}	Chip select hold time, Output mode	0				
15	tocsL	Chip select pulse width, Output mode		8t _{DCY}			
16	tocso	Chip select off time, Output mode	0				1.
17	t _{ODD}	Output data turn on delay			16		2., 3.
18	t _{ODH}	Output data hold time	2				4.
19	t _{ODOF}	Output data turn off delay	0		10		
20	t _{ODC}	Output data valid			16		2.
-	t _{RST}	Reset pulse width	5			μs	

- 1. VE880 Series devices required a minimum 2.5 µs chip select off-time when reading or writing over the SPI (MPI) interface. The delay is not required by devices belonging to the new ZL880 Series.
- 2. Values shown for VDDHPI = 3.3 V. Maximum $t_{\rm ODD}$ and $t_{\rm ODC}$ is 25 ns at 1.8 V and 18 ns at 2.5 V.
- 3. The first data bit is enabled on the falling edge of $\overline{\mathsf{CS}}$ or the falling edge of DCLK, whichever occurs last.
- 4. This parameter is guaranteed by characterization or correlation to other tests. It is not tested in production.






Figure 34 - SPI Interface (Input Mode)




Figure 35 - SPI Interface (Output Mode)



6.1.2 PCM Interface

PCLK shall not exceed 8.192 MHz. Pull-up resistor to DVDD of 240 Ω is attached to $\overline{\text{TSCA}}$. Unless otherwise specified, the PCM timing values are valid for VDDHPI = 1.8 V_{DC}, 2.5 V_{DC}, or 3.3 V_{DC}. See <u>Figure 36 on page 51</u> through <u>Figure 38 on page 52</u> for the PCM interface timing diagrams.

No.	Symbol	Parameter	Min.	Тур	Max	Unit	Note
21	t _{PCY}	PCM Clock (PCLK) period	122		977		1.
22	t _{PCH}	PCLK high pulse width	48				
23	t _{PCL}	PCLK low pulse width	48				
24	t _{PCR}	PCLK rise time			8		
25	t _{PCF}	PCLK fall time			8		
26	t _{FSS}	FS setup time	5		t _{PCY} -30		
27	t _{FSH}	FS hold time	0				2.
-	t _{FST}	Allowed PCLK or FS jitter time	-25		25		1.
28	t _{TSD}	Delay to TSCA valid	2		16	ns	3., <i>4</i> .
29	t _{TSO}	Delay to TSCA off	0				4., 5.
30	t _{DXD}	PCM data output delay			16		3.
31	t _{DXH}	PCM data output hold time	2				
32	t _{DXZ}	PCM data output delay to high Z	0		10		
33	t _{DRS}	PCM data input setup time	5				
34	t _{DRH}	PCM data input hold time	0				2.
_	t _{FSL}	FS low pulse width	1.5 t _{PCY}				6.

- The PCLK frequency must be an integer multiple of the Frame Sync (FS) frequency. Frame Sync is expected to be an accurate 8 kHz pulse train. The actual PCLK rate depends on the CSEL bit setting in the Chip Configuration register. The minimum frequency is 1.024 MHz and the maximum frequency is 8.192 MHz. If PCLK has jitter, care must be taken to ensure that all setup, hold, and pulse width requirements are met.
- 2. Values shown for VDDHPI = 3.3 V. Minimum t_{FSH} and t_{DRH} is 0.3 ns at 1.8 V and 0.2 ns at 2.5 V.
- 3. Values shown for VDDHPI = 3.3 V. Maximum t_{TSD} and t_{DXD} is 25 ns at 1.8 V and 18 ns at 2.5 V.
- TSCA is delayed from FS by a typical value of N t_{PCY}, where N is the value stored in the time / calculus register.
- 5. t_{TSO} is defined as the time at which the output achieves the Open Circuit state.
- 6. Applies only when FS is active low.






Figure 36 - PCM Highway Timing for XE = 0 (Transmit on Negative PCLK Edge)




Figure 37 - PCM Highway Timing for XE = 1 (Transmit on Positive PCLK Edge)






Figure 38 - PCM Clock Timing

6.2 ZSI Interface

The ZSI multiplexed serial interface is enabled when the \overline{ZSI} pin is tied low. Note that ZCLK shall not exceed 8.192 MHz. All input setup and hold, and output delay and hold times are relative to either edge of ZCLK. Unless otherwise specified, the ZSI timing values are valid for VDDHPI = 1.8 V_{DC} , 2.5 V_{DC} , or 3.3 V_{DC} . See <u>Figure 39</u> for the ZSI interface timing diagram.

No.	Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
1	t _{ZCY}	ZSI Clock (ZCLK) period	122		977		
2	t _{ZCH}	ZCLK high pulse width	48				1.
3	t _{ZCL}	ZCLK low pulse width	48				
4	t _{ZCF}	ZCLK fall time			8		
5	t _{ZCR}	ZCLK rise time			8		
6	t _{ZSS}	ZSYNC setup time	5			ns	2.
6	t _{SIS}	ZMOSI slave input setup time	5				2.
7	t _{ZSH}	ZSYNC hold time	0				
1	t _{SIH}	ZMOSI slave input hold time	0				2., 3.
8	t _{ZSOD}	ZMISO slave output delay	0		16		2., 4.
9	t _{ZST}	Allowed ZCLK or ZSYNCFS jitter time	-25		25		2.

- The ZCLK frequency must be an integer multiple of the ZSYNC frequency. ZSYNC is expected to be an accurate 8-kHz pulse train. The
 minimum frequency is 1.024 MHz and the maximum frequency is 8.192 MHz. If ZCLK has jitter, care must be taken to ensure that all setup,
 hold, and pulse width requirements are met.
- 2. ZSYNC, ZMOSI, and ZMISO contain dual data rate signals which are sampled or driven on both edges of the ZCLK clock.
- 3. Values shown for VDDHPI = 3.3 V. Minimum t_{ZSH} and t_{SIH} is 0.3 ns at 1.8 V and 0.2 ns at 2.5 V.
- 4. Value shown for VDDHPI = 3.3 V. Maximum t_{TZSOD} is 25 ns at 1.8 V and 18 ns at 2.5 V.






Figure 39 - ZSI Interface Timing Protocol

6.3 Switcher Output Timing

(See Figure 40 on page 54 for the SWOUTY, SWOUTZ timing diagram)

No.	Symbol	Parameter	Min	Тур	Max	Unit	Notes
1	Tfall	Output fall time		15			4
2	Trise	Output rise time		30		ns	1.
3LP	TPeriod	Period for Low Power mode		41.667			2 5
4LP	Tmax	Max on-time for Low Power mode		1.017			2., 5.
3MP	TPeriod	Period for Medium Power mode		2.604			2 5
4MP	Tmax	Max on-time for Medium Power mode		1.017		μs	3., 5.
3HP	TPeriod	Period for High Power mode		1.953			4 5
4HP	Tmax	Max on-time for High Power mode		1.017			4., 5.
-	Duty Cycle LP	Duty cycle Low Power mode	0	2.5			2., 5.
-	Duty Cycle MP	Duty cycle Medium Power mode	0	30.4		%	3., 5.
-	Duty Cycle HP	Duty cycle High Power mode	0	52.0			1 5
5	Y to Z offset	Delay from SWOUTZ to SWOUTY on		1.302		μs	4., 5.
		SWISY leading edge blanking period		120		ns	6.

- 1. Measured with a 1.5 nF load between SWOUTx and ground.
- 2. Register E6/E7h Write/Read Switching Regulator Control is loaded with Low Power mode 01h.
- 3. Register E6/E7h Write/Read Switching Regulator Control is loaded with Medium Power mode 02h.
- 4. Register E6/E7h Write/Read Switching Regulator Control is loaded with High Power mode 03h.
- Timing values assume SWFS[1:0] = 00b in E4/E5h Write/Read Switching Regulator Parameters. Stated periods and on times scale
 inversely with frequency selected.
- 6. This is a programmable setting with the default value shown here.






Figure 40 - Switcher Output Waveform SWOUTY, SWOUTZ



7.0 Device Pinout

The pins of the ZL88701/702 device are listed and described in this section. Note that there are no ground pins. All ground connections inside this device are made through the exposed pad.




Figure 41 - ZL88701/702 Device Pinout (QFN-64) - Top View



Name	Туре	Description
AVDD/DVDD	Power	3.3 V Analog and digital power supply inputs. AVDD and DVDD are provided to allow for noise isolation and proper power supply decoupling techniques. For best performance, all of the VDD power supply pins should be connected together at the power supply or power connection to the printed circuit board.
CPR	Output	Common Protection Reference. This output may be used as the protector gate reference point.
CS	Input	In the PCM and SPI mode, the Chip Select input (active low) enables the device so that control data can be written to or read from the part. This pin features a weak (1.0 M Ω) internal pullup to VDDHPI.
DCLK	Input	Data Clock. In the PCM and SPI mode, the Data Clock input shifts data into and out of the microprocessor interface of the device. The maximum clock rate is 8.192 MHz. This pin features a weak (1.0 M Ω) internal pull-up to VDDHPI.
DIN	Input	Data Input. In the PCM and SPI mode, control data is serially written into the device via the DIN pin, most significant bit first. The Data Clock determines the data rate. This pin features a weak (1.0 M Ω) internal pull-up to VDDHPI.
DOUT	Output	Data Output. In the PCM and SPI mode, control data is serially written out of the device via the DOUT pin, most significant bit first. The Data Clock determines the data rate. DOUT is high impedance except when data is being transmitted, which allows DIN and DOUT to be directly tied together in systems which use a single line for data input and output. This pin features a weak (1.0 $M\Omega$) internal pull-up to $VDDHPI$.
DRA/ZMOSI	Input	PCM or ZSI Data Input. PCM voice (in PCM and SPI mode) or multiplexed PCM voice and control data (in ZSI mode) is written serially into the device though this pin, most significant bit first. PCLK/ZCLK determines the data rate.
DXA/ZMISO	Output	PCM or ZSI Data Output. PCM (in PCM and SPI mode) or multiplexed PCM voice and control data (in ZSI mode) is written serially out of the device through this pin, most significant bit first. PCLK/ZCLK determines the data rate.
FS/ZSYNC	Input	Interface synchronization signal for PCM voice (in PCM and SPI mode) or for multiplexed PCM voice and control channels (in ZSI mode).
IHL ₁ ,IHL ₂	Output	High Level Current Drive Filter.
ĪNT	Output	Interrupt. $\overline{\text{INT}}$ is an active low output signal, which is programmable as either 3 V CMOS compatible or open drain (with external 4.7 K Ω pull-up resistor to VDDHPI required). This pin features a weak (1.0 M Ω) internal pull-up to VDDHPI.
I/O1 ₁ , I/O1 ₂	I/O	General Purpose Input/ Output 1 on Channels 1 and 2, respectively. Each of these two I/O's is capable of driving a 150 mW, 3 V relay (external catch diode required) or an LED, sinking up to 70 mA.
I/O2 ₁ / VS1	I/O or Input	General Purpose Input/ Output 2 on Channel 1 or Voltage Sense 1. When configured as a voltage sense input, connect a 1.0 M Ω 1% resistor between this pin and the voltage to be monitored. The maximum working voltage rating of the resistor must be higher than the monitored voltage.
I/O2 ₂ / VS2	I/O or Input	General Purpose Input/ Output 2 on Channel 2 or Voltage Sense 2. When configured as a voltage sense input, connect a 1.0 M Ω 1% resistor between this pin and the voltage to be monitored. The maximum working voltage rating of the resistor must be higher than the monitored voltage.
IREF	Input	Current Reference. An external resistor R _{REF} connected between this pin and analog ground generates an accurate current reference used by the analog circuits on the chip.
LFC ₁ ,LFC ₂	Output	Connection for longitudinal filter capacitor.
PCLK/ZCLK	Input	PCM or ZSI Data Clock 1.024 to 8.192 MHz. This is the clock for the PCM (in PCM and SPI mode) or ZSI (in ZSI mode) interfaces.
RAC ₁ ,RAC ₂	Input	Ring lead AC sense. A series R + C network is connected from this pin to the Ring lead.
RDC ₁ ,RDC ₂	Input	Ring lead DC Sense. A resistor is connected from this pin to the Ring lead. The connection can be to either side of the protection resistor.



RINGD ₁ , RINGD ₂	Output	RING-lead (B) output to the two-wire line.
RSN ₁ , RSN ₂	Input	High voltage line drive receive current summing node for each channel.
RST	Input	Device Hardware Reset. A logic Low signal at this pin resets the device to its default state.
RSVD	Open	Reserved. Make no connection to this pin.
RTV ₁ , RTV ₂	Output	Drive output for two-wire AC impedance scaling resistor.
SWCMPY, SWCMPZ	Output	Compensation connection for switching regulator controller.
SWISY, SWISZ	Input	Current sense input for switching regulator controller.
SWOUTY, SWOUTZ	Output	Pulse output for gate drive to switching regulator FET.
SWVSY, SWVSZ	Input	Voltage sense for switching regulator controller.
TAC ₁ ,TAC ₂	Input	Tip lead AC Sense. A series R + C network is connected from this pin to the Tip lead.
TDC ₁ ,TDC ₂	Input	Tip lead DC Sense. A resistor is connected from this pin to the Tip lead. The connection can be to either side of the protection resistor.
TIPD ₁ , TIPD ₂	Output	TIP-lead (A) output to two-wire line.
TSCA	Output	Time Slot Control. The Time Slot Control output is open-drain (requiring an external 240 Ω pull-up resistor to VDDHPI, if used) and is normally inactive (high impedance). In the PCM and SPI mode, \overline{TSCA} is active (low) when PCM data is transmitted on the DXA pin. This signal is not used in the ZSI mode and may be left floating.
VBAT ₁ , VBAT ₂	Supply	Tracking Negative Battery Supply. Provides power for the high voltage line driver in all states.
VDD1V2	Output	Internally generated 1.2 V supply. Connect a 0.1 µF ceramic decoupling capacitor between this pin and ground.
VDDHPI	Power	Digital power supply input for SPI and PCM/ZSI pins. Place a 0.1 µF ceramic decoupling capacitor between this pin and ground.
VDDSW	Power	This supply is used to drive the MOSFETs on the external switcher circuit. Enable the internal charge pump circuit to generate $\sim 4.7~V_{DC}.$ When using legacy inverting buck-boost switchers, connect to 3.3 $V_{DC}.$ Place a 0.1 μF ceramic decoupling capacitor between this pin and ground. To avoid stressing this pin, ensure that VDDSW is never hard tied to ground at any time, including during power up and power down cycles.
VREF	Output	Analog Voltage Reference. The VREF output has an external 10 µF ceramic capacitor connected to ground, filtering noise present on the internal voltage reference.
ZSI	Input	ZSI Mode Select. Connect to ground for ZSI mode or to DVDD for PCM and SPI mode.
Exposed Ground Pad (EPAD/GND)	Power	Thermal Pad and Circuit Ground. Connect to a ground plane on the printed circuit board for thermal conduction and electrical connection to ground return. This is the only ground connection on the device.



8.0 Application Information

8.1 Line Interface Circuit

<u>Figure 42</u> below shows a typical line interface circuit for the ZL88701/702 configured for operation in the PCM and SPI mode. Decoupling, filtering, and reference generation components are also shown. Two example switching regulator circuits are shown in <u>Figure 43 on page 60</u> and in <u>Figure 44 on page 62</u>.




Figure 42 - ZL88701/702 Line Interface Circuit



8.2 Line Interface Circuit Bill of Materials

Qty.	Item	Туре	Value	Tol.	Rating	Size	Note
6	C _{HL1} , C _{HL2} , C _{LFC1} , C _{LFC2} , C _{VA1} , C _{VD1}	Ceramic Capacitor	4.7 μF, X5R	20%	6.3 V	0603	
8	C _{RAC1} , C _{RAC2} , C _{RD1} , C _{RD2} , C _{TAC1} , C _{TAC2} , C _{TD1} , C _{TD2}	Ceramic Capacitor	0.022 μF, X7R	10%	250 V	0805	1.
1	C _{REF}	Ceramic Capacitor	10 μF, X5R	10%	6.3 V	0805	
2	C _{V12} , C _{VA2}	Ceramic Capacitor	0.1 μF, X7R	10%	16 V	0402	
2	C _{VB1} , C _{VB2}	Ceramic Capacitor	0.01 μF, X7R	10%	250 V	0805	1.
2	C _{VD2} , C _{VHP}	Ceramic Capacitor	0.01 μF, X7R	10%	16 V	0402	
1	C _{VP}	Ceramic Capacitor	0.1 μF, X7R	10%	250 V	1206	1.
1	C _{VSW}	Ceramic Capacitor	0.1 μF, X7R	10%	16 V	0402	2.
2	PTC ₁ , PTC ₂	Dual Matched PTC Thermistors	7 Ω, 0.13 A Hold	20%	250 V _{RMS} / 3A		3., 4.
1	R _{AV1}	Resistor	1.0 Ω	5%	1/10 W	0603	
4	R _{RAC1} ,R _{RAC2} , R _{TAC1} , R _{TAC2}	Resistor	10 ΚΩ	1%	150 V	0805	
8	R _{RDCA1} , R _{RDCA2} , R _{RDCB1} , R _{RDCB2} , R _{TDCA1} , R _{TDCA2} , R _{TDCB1} , R _{TDCB2}	Resistor	499 ΚΩ	1%	200 V	1206	
1	R _{REF}	High-Precision Thin Film Resistor	75.0 ΚΩ	0.5% 25ppm	1/16 W	0402	5.
1	R _{SE1}	Resistor	1.0 ΜΩ	1%	50 V	0402	6.
1	R _{T1} , R _{T2}	Resistor	47.5 ΚΩ	1%	1/16 W	0402	
1	R _{VP}	Resistor	4.7 ΚΩ	5%	1/8 W	0805	3.
1	U ₁	IC, Dual Channel Tracking Wideband VoicePort	Microsemi ZL88701/702		-100 V/-150 V	QFN-64	
1	U ₂	IC, Programmable Dual Channel SLIC Protector	Bourns TISP61089Q or TISP6NTP2C, STMicro LCDP1521S		-150 V	SOIC-8	3., 7.

- 1. For designs with maximum ringing \leq 85 V_{PK} , these capacitors may be changed to 100 V for lower cost.
- 2. C_{VSW} value listed is for flyback switching regulators. When using inverting boost switchers, C_{VSW} should be 0.047 μF.
- Protection components depend on the target application. The components on the BOM are believed to be suitable for ITU-T Recommendation K.21 (Basic Level) and Telcordia GR-1089-CORE Intra-Building compliance. Please check with Microsemi CMPG Customer Applications for component selection for other safety or EMC standards.
- 4. Recommended dual PTCs include Bourns CMF-SDP07 or MF-SD013/250.
- 5. The tolerance and stability of this resistor are critical as they affect calibration and measurement accuracy. Microsemi recommends using resistors with 0.5% tolerance and 25 ppm/°C temperature coefficient for most applications. Examples include Susumu RR0510P-753-D, Panasonic ERA-2AED753X, and Yageo RT0402DRD0775KL. For high-performance applications, 0.1% 25 ppm/°C resistors such as Panasonic ERA-2AEB753X or Yageo RT0402BRD0775KL are recommended.
- 6. Populate only to sense the voltages shown on the schematic. Always make sure that these resistors are selected so that their maximum working DC voltage rating is more than the desired sensed voltage.
- 7. The ZL88701 is recommended for designs with maximum ringing ≤ 65 V_{RMS}.



8.3 Flyback Switching Regulator Circuit




Figure 43 - Flyback Switching Regulator Circuit (140-V_{PK} Ringing)



8.4 Flyback Switching Regulator Circuit Bill of Materials

Qty.	Item	Туре	Value	Tol.	Rating	Size	Part Number / Note
2	C _{CMP1} , C _{CMP2}	Ceramic Capacitor	1000 pF, X7R	10%	50 V	0402	
4	$C_{CP1}, C_{CP2}, C_{CS1}, C_{CS2}$	Ceramic Capacitor	220 pF, X7R	10%	50 V	0402	
6	C _{FL1} , C _{FL2} , C _{FL3} , C _{FL4} , C _{PF1} , C _{PF2}	Ceramic Capacitor	0.22 μF, X7R	20%	250 V	1210	1.
2	C_{SN1}, C_{SN2}	Ceramic Capacitor	100 pF, NPO	5%	100 V	0603	
2	C_{SW1}, C_{SW2}	Ceramic Capacitor	10 μF, X5R or X7R	20%	25 V	1206	
2	D _{SW1} , D _{SW2}	Ultra-Fast Recovery Rectifier	t _{rr} ≤ 50 nS		1 A/ 400 V	SMA	ES1G, US1G, or equivalent
2	R _{CMP1} , R _{CMP2}	Resistor	200 ΚΩ	1%	1/16 W	0402	
2	R _{CS1} , R _{CS2}	Resistor	1.00 ΚΩ	1%	1/16 W	0402	
2	R _{G1} , R _{G2}	Resistor	4.7 Ω	5%	1/16 W	0402	
2	R _{G3} , R _{G4}	Resistor	10 ΚΩ	5%	1/16 W	0402	
2	R _{LIM1} , R _{LIM2}	Current Sense Resistor	0.02 Ω	1%	1/2 W	1206	Yageo PF1206FRF070R02 or equivalent
4	R _{PF1} , R _{PF2} , R _{SN1} , R _{SN2}	Resistor	20 Ω	5%	200 V/ 1/4 W	1206	
2	R _{TH1} , R _{TH2}	Resistor	TBD	1%	1/16 W	0402	Do not populate. Place holder in case current sense threshold needs to be trimmed due to layout
2	R _{VS1} , R _{VS2}	Resistor	1.00 ΜΩ	1%	150 V	0805	
2	T ₁ , T ₂	Flyback Transformer	2.0 μH, 1:10 Turns Ratio			EP7 or EE8.8	UMEC TG-UTB01999s, TG-UTB02071s, or TG-UTB02072s, Sumida C8800 or C8900 ⁽³⁾
1	X ₁	MOSFET, Dual N-Channel (2)	$\begin{split} R_{DS\;(ON)} &\leq 100\; m\Omega, \\ Q_{G(tot\;max)}\; @\; (V_{GS} = 4.5\; V) \\ &\leq 6\; nC\; per\; device \end{split}$		≥ 3A/ 40 V ⁽⁴⁾	SOIC-8	A&O AO4840, Analog Power AM4942N, Diodes DMN4034SSD-13, or equivalent

- For designs with maximum ringing ≤ 85 V_{PK}, consult Microsemi for the recommended capacitor values or use the inverting boost switching circuit shown in <u>Figure 44 on page 62</u> for a lower BOM cost.
- 2. For 85°C applications or ringing at ≥ 65 V_{RMS} and 5 REN load, use two single MOSFETs for proper heat dissipation.
- 3. EP7 transformers are smaller, while EE8.8 transformers tend to be less expensive. Note that pin 1 location may vary between the recommended transformers.
- 4. The recommended MOSFETs are all Avalanche (UIS) rated. Alternate, non Avalanche-rated MOSFETs may be considered, but they need to be rated at 60 V or more to avoid damage from switching transients.



8.5 Inverting Boost Switching Regulator Circuit




Figure 44 - Inverting-Boost Switching Regulator Circuit (85-V_{PK} Ringing)



8.6 Inverting Boost Switching Regulator Circuit Bill of Materials

Qty.	Item	Туре	Value	Tol.	Rating	Size	Part Number / Note
2	C _{BH1} , C _{BH2}	Ceramic Capacitor	0.1 μF, X7R	10%	100 V	0805	
2	C _{CMP1} , C _{CMP2}	Ceramic Capacitor	1800 pF, X7R	10%	50 V	0402	
2	C _{CS1} , C _{CS2}	Ceramic Capacitor	220 pF, X7R	10%	50 V	0402	
4	$C_{FL1}, C_{FL2},$ C_{PF1}, C_{PF2}	Ceramic Capacitor	1.0 μF, X7R	20%	100 V	1206	4.
2	C _{SW1} , C _{SW2}	Ceramic Capacitor	10 μF, X5R or X7R	20%	25 V	1206	
4	$D_{SW1}, D_{SW2}, \\ D_{SW3}, D_{SW4}$	Ultra-Fast Recovery Rectifier	t _{rr} ≤ 50 nS		1 A/ 200 V	SMA	ES1D, US1D, or equivalent
2	R _{CMP1} , R _{CMP2}	Resistor	1.0 ΜΩ	1%	1/16 W	0402	
2	R _{CS1} , R _{CS2}	Resistor	1.00 ΚΩ	1%	1/16 W	0402	
2	R _{G1} , R _{G2}	Resistor	10 Ω	5%	1/16 W	0402	
2	R _{G3} , R _{G4}	Resistor	10 ΚΩ	5%	1/16 W	0402	
2	R _{LIM1} , R _{LIM2}	Current Sense Resistor	0.03 Ω	1%	1/2 W	1206	Yageo PF1206FRF070R03L or equivalent
2	R _{PF1} , R _{PF2}	Resistor	20 Ω	5%	200 V/ 1/4 W	1206	
2	R _{TH1} , R _{TH2}	Resistor	TBD	1%	1/16 W	0402	Do not populate. Place holder in case current sense threshold needs to be trimmed due to layout
2	R _{VS1} , R _{VS2}	Resistor	1.00 ΜΩ	1%	150 V	0805	
2	L ₁ , L ₂	Power Inductor	6.3 - 6.8 μH, Shielded, I _{SAT} ≥ 3.5 A	20%		6x6 or 8x8 mm	Taiyo Yuden NR6045T6R3M, Bourns SRU8043-6R8Y or equivalent
1	X ₁	Dual ⁽¹⁾ MOSFET, N-Channel, Logic Level	$R_{DS (ON)} \le 400 \text{ m}\Omega,$ $Q_{G(tot max)} @ (V_{GS} = 4.5 \text{ V})$ $\le 10 \text{ nC}$		≥ 1.5A/ 100 V ⁽²⁾	8-SOIC	Fairchild FDS89161LZ, A&O AO4886, or equivalent

^{1.} Instead of a dual MOSFET device, two single MOSFETs with similar electrical characteristics may be used. Examples include Fairchild FQT7N10L and FDT86113LZ, both available in a SOT-223 package.

^{2.} The recommended MOSFETs are all Avalanche (UIS) rated. Alternate, non Avalanche-rated MOSFETs may be considered, but they need to be rated at 150 V or more to avoid damage from switching transients.



9.0 **Programming the ZL88701/702**

The ZL88701/702 device is programmed through the *VoicePath Application Program Interface II (VP-API-II)*. This API hides the complexity of the device and its internal registers and provides a much simpler interface to the software engineer. The *VoicePath Software Development Kit (SDK)* accelerates the development cycle and reduces the development time. It also allows the user to build on proven software that is currently used to control over 100 million subscriber lines worldwide.

9.1 Programmable Features

The features directly supported by *VP-API-II* are dependent upon the underlying device capabilities. The following features are supported by the *VP-API-II* for the ZL88701/702:

- AC and DC coefficient programming
- Ringing parameter (amplitude, frequency, bias, type) and power management
- Tone generation (frequency, amplitude, and modulation)
- Programmable tone and ringing cadence
- Universal Caller ID generation (Types 1 and 2) with FSK and DTMF signaling
- Loop start signaling, including dial pulse detection
- Ground start signaling
- Seamless integration of the Microsemi VeriVoice Professional Test Suite Software for Telcordia® GR-909-CORE metallic loop testing
- Four modes of interrupt support

9.2 VoicePath SDK Overview

The *VoicePath Software Development Kit* (*SDK*) is a software package provided to simplify development using Microsemi voice products. It consists of:

- 1. VoicePath API-II or VoicePath API-II Lite C source libraries to abstract the Microsemi ZL880, VE790, VE880, and VE890 devices from the application code. The VP-API-II contains the full software and requires a Software License Agreement (SLA). The VP-API-II Lite is a subset of the full VP-API-II and allows for basic functionality for initialization and state / event handling. It does not include tone or ringing cadencing or Caller ID generation. The VP-API-II Lite does not require an SLA and is suitable for use in open-source applications. This data sheet and associated feature descriptions and specifications require VP-API-II version 2.20.1 or later be used.
- 2. VoicePath Profile Wizard A Windows GUI application that aids in the organization and creation of Profiles used in the VP-API-II into a single project file. The ZL88701/702 device is supported in version 2.3.2 or later.
- 3. Example Hardware Abstraction Layer (HAL) and System Services functions required by VP-API-II.
- 4. Example applications using *VP-API-II* functions. Provided to help the programmer verify correct implementation of the HAL, System Services, and *VP-API-II* function use.
- 5. Microsemi *Telephony Applications Platform* (*ZTAP*) This optional hardware platform is used to demonstrate the capabilities of devices or chip sets in the *ZL880*, *VE880* and *VE890* families.
- 6. ZTAP Support Package This software package contains system files for the ZTAP board and Microsoft Windows USB drivers for communicating with it. The ZL88701/702 device is supported in version 1.12.0 or later.
- 7. *Microsemi Voice Toolkit* A collection of menu-driven applications to be used in conjunction with the *ZTAP* for demonstration and testing. It includes *VP-Script*, a TCL/TK-based scripting environment, and *Mini-PBX*, a call control and routing application. The ZL88701/702 device is supported in version 1.8.0 or later.



9.3 VoicePath API-II Software Overview

9.3.1 Introduction

The Microsemi VoicePath Application Programming Interface II (VP-API-II) is a C source code module that provides a standard software interface for controlling, testing, and passing digitized voice through a set of subscriber lines using the Microsemi family of voice termination devices. This section describes a few of the device and line control capabilities using the VP-API-II interface. For a complete list, refer to ZL880 VP-API-II Reference Guide. VP-API-II uses the layered architecture shown below. The portion of the diagram in white is Microsemi-provided code, while the gray portions are customer-provided.




Figure 45 - VP-API-II Software Architecture

9.3.2 Customer Application

This block represents the user's line management module that performs tasks such as initializing the system, configuring lines, changing the line states in response to line events and other inputs, switching digitized voice traffic, etc. Microsemi provides example implementations of this layer as part of the *VoicePath SDK*.

9.3.3 VoicePath API-II

The *VoicePath API-II* is the core component of the Microsemi *VoicePath SDK*. This software module runs on the host microprocessor that controls one or more Microsemi voice telephony devices. This code is provided by Microsemi and should not require modification by the application developer.

9.3.4 Hardware Abstraction Layer

The Hardware Abstraction Layer (HAL) provides access to Microsemi voice telephony devices through the SPI or the multiplexed ZSI interfaces, depending on the selected device and mode. The HAL software is platform-dependent and must be implemented by the *VP-API-II* user. Microsemi provides example HAL source code with the *VoicePath SDK*.



9.3.5 System Services Layer

The System Services layer provides critical section, timing and interrupt control functions. These functions are system-dependent and must be implemented specifically for each platform on which the *VP-API-II* is used. Microsemi provides example System Services code for use with the Microsemi *ZTAP*. The following functions are included in the System Services layer.

Function Name	Description
VpSysEnterCritical()	A semaphore operation to provide protected access to device or shared memory. Required only in multi-threaded architectures.
VpSysExitCritical()	A semaphore operation to release protected access to device or shared memory. Required only in multi-threaded architectures.
VpSysWait()	Delay operator used to suspend program/thread execution. Delay parameter passed in 125 μs steps.
VpSysDebugPrintf()	Print mechanism used by VP-API-II debug features.
VpSysTestInt()	Interrupt function for Efficient Poll Mode. Required for backward compatibility with VE880 code.

Table 9 - VP-API-II Functions for System Services

9.4 System Configuration Functions

Two main functions in VP-API-II are required in all applications are listed below:

Function Name	Description
VpMakeDeviceObject()	Configures a specific device (chip select) to a device context. Provides VP-API-II with device specific type (deviceType).
VpMakeLineObject()	Configures a specific line (channel) to a line and device context. Provides VP-API-II with line specific type (termType).

Table 10 - VP-API-II Functions for System Configuration

When using the ZL88701/702 device, the following settings must be used:

- The value for deviceType in VpMakeDeviceObject() must be: VP DEV 887 SERIES
- The value for termType in VpMakeLineObject() must be:
 - VP TERM FXS GENERIC when channelId = 0 and Normal Standby operation is desired
 - VP_TERM_FXS_LOW_PWR when channelId = 0 and Low Power Standby operation is desired.

Please refer to ZL880 VP-API-II Reference Guide for additional details.

9.5 Initialization

The *VP-API-II* functions that perform initialization are listed below. Please refer to 10.0, "VP-API-II Profiles" on page 70 for the use of these functions with each associated *Profile*.

Function Name	Description		
VpInitDevice()	Resets and initializes device with parameters defined in the specified <i>Profiles</i> .		
VpInitLine() Resets and initializes line with parameters defined in the specified <i>Profiles</i> .			
VpInitRing()	User function to provide Ringing Cadence. Also allows use selection of <i>Caller ID Profile</i> associated with ringing.		



9.6 Line State Control

The Signaling Control blocks process the Line State information to perform related control functions such as DC feed, ringing generation, and line test for each channel.

Fifteen system states are possible for the operation of the FXS channel on the ZL88701/702: VP_LINE_DISABLED, VP_LINE_DISCONNECT, VP_LINE_STANDBY, VP_LINE_TIP_OPEN, VP_LINE_OHT, VP_LINE_ACTIVE, VP_LINE_TALK, VP_LINE_RINGING, VP_LINE_HOWLER, and corresponding reverse polarity of each state.

Function Name	Description
VpSetLineState()	Sets line to state specified. After VpInitDevice() or VpInitLine(), the default line state is VP_LINE_DISCONNECT.

Table 11 - VP-API-II Functions for Line State Control

9.6.1 VP LINE DISABLED

VP_LINE_DISABLED is the power-up and hardware reset state of the device. The System State register is in *Shutdown*, the voice channel is deactivated and the switching regulator is off. No transmission or signaling is possible. This state can also be entered due to certain fault conditions such as battery overvoltage or clock fault.

9.6.2 VP LINE DISCONNECT

In the VP_LINE_DISCONNECT state, the SLIC block outputs are shut off providing a high impedance to the line. This state can be used for denial of service. The switching regulator is active and outputs the programmed SWFV floor voltage. The voice channel is normally deactivated, but can be activated and used with the converter configuration command to monitor the voltages on Tip or Ring for line diagnostics.

9.6.3 VP LINE STANDBY

The VP_LINE_STANDBY state is used when On-Hook. This state behaves differently based on the FXS line termination type selected according to <u>"System Configuration Functions" on page 66.</u>

If the termination type VP_TERM_FXS_GENERIC is selected, the DC feed is active, and hook supervision functions are enabled. The loop feed polarity is controlled by the *VP-API-II*. The high voltage switching regulator only generates the voltage needed to support the DC line voltage defined by the DC feed curve shown in <u>Figure 16</u>, <u>"Active State I / V Characteristic" on page 23</u>. The DC feed drives Tip and Ring to the programmed VOC. Voice transmission is disabled to save power.

If the termination type VP_TERM_FXS_LOW_PWR is selected, a special Low Power Idle Mode (LPIM) state is supported to reduce on-hook power consumption to about 45 mW per channel, while still being able to detect off-hook transitions. In this mode, the DC feed is not active and a voltage is presented to the Ring lead. The line voltage is monitored so that any transitions to off-hook state can be detected. Voice transmission is disabled in this state.

9.6.4 VP LINE OHT

In the <code>VP_LINE_OHT</code> states, the DC feed is activated and voice transmission is enabled. <code>VP_LINE_OHT</code> allows the transmission of Caller ID information. Hook supervision functions are operating. The switching regulator only generates the negative high voltage needed to support the DC line voltage defined by the DC feed curve. In this way, power consumption is minimized.



9.6.5 VP_LINE_ACTIVE, VP_LINE_TALK

In the VP_LINE_ACTIVE and VP_LINE_TALK states, the DC feed is activated. The PCM highway is enabled in VP_LINE_TALK and disabled in VP_LINE_ACTIVE. Both states allow the transmission of Caller ID information for Type 2 Caller ID. Hook supervision functions are operating. The switching regulator only generates the negative high voltage needed to support the DC line voltage defined by the DC feed curve. In this way, power consumption is minimized.

9.6.6 VP LINE TIP OPEN

In the VP_LINE_TIP_OPEN state, the device provides a high impedance on the Tip lead and drives the Ring lead to the programmed VOC voltage. The loop supervision detector monitors the ground key current. When this current is larger than the programmed threshold, the *VP-API-II* reports a ground start event. This state can also be used to determine Ring to ground leakage and Ring to ground capacitance in combination with the appropriate converter configuration.

9.6.7 VP_LINE_RINGING

In the VP_LINE_RINGING state, the voice DAC is used to apply the ringing signal generated from Signal Generator A and the Bias generator to the SLIC block. Internal feedback maintains a low $(200 \,\Omega)$ system output impedance during ringing. The current limit is increased in the *Ringing* state and is programmable via the parameter, ILR. In order to minimize line transients, entry and exit from the VP_LINE_RINGING states are intelligently managed by the ZL88701/702. When ringing is requested by the user, the corresponding signal generators are started but not applied to the subscriber line until the ringing voltage is equal to the on-hook Tip-Ring voltage. This algorithm, known as *Ring Entry*, assures that there is a smooth line transition when entering the VP_LINE_RINGING state. *Ring Entry* is guaranteed to occur within one period of the programmed ringing frequency. *Ring Exit is* an analogous procedure whereby the ringing signal is not immediately removed from the line after a ring trip or new state request. The ringing signal will persist until its voltage is equal to the required line voltage. Ring Entry and Ring Exit are configured using the VP-API-II option VP OPTION ID RING CNTRL.

While in the VP_LINE_RINGING state, the integrated switching regulator may be programmed to behave in one of two ways: tracking or fixed. Note that these three topologies require different external switching power supply components. See <u>"Device Profile" on page 72</u> and <u>"Ringing Profile" on page 75</u> for information on setting the switcher topology.

9.6.8 VP_LINE_HOWLER

In the <code>VP_LINE_HOWLER</code> state, the transmit (A to D) voice path and impedance generation are disabled. Gain is increased by 11.5 dB compared to a 0 dBr D/A setting.

9.7 Line Status Monitoring

Line status is monitored by the VP-API-II using the functions listed in Table 12.

Function Name	Description		
VpGetEvent()	Typically used to implement event driven method to monitor line status. Provides event queue such that a single event reported for each instance function is called (when an event is active).		
	Typically used to implement polling method to monitor line status.		
The Control of the board ()	VP_INPUT_HOOK Hook Status timing per Dial Pulse Detection.		
VpGetLineStatus()	VP_INPUT_RAW_HOOK Real time hook status. Changes during Dial Pulse		
	VP_INPUT_GKEY Real time ground key status.		

Table 12 - VP-API-II Functions for Line Status Monitoring



9.8 Input / Output Control

The ZL88701/702 device features four general purpose I/O pins that can be configured by the user as inputs, outputs, or relay drivers. All I/O pins are configured and accessed through the *VP-API-II* using the functions listed in Table 13

Function Name	Description		
We get Out i en ()			
VpSetOption()	Configuring output type done by setting corresponding bit location in outputTypePins_31_0 with VP_OUTPUT_DRIVEN_PIN (driven).		
	Note that when writing a '1' to a driven pin results in voltage being present on the corresponding I/O pin.		
VpGetOption()	VP_DEVICE_OPTION_ID_DEVICE_IO - Retrieves current I/O pin configuration. When calling VpGetOption(), an event (Response Category, Event ID VP_LINE_EVID_RD_OPTION) is generated and must be processed by the host application. Host application then calls VpGetResults() with pointer to structure of type VpOptionDeviceIoType that is filled in by VP-API-II with current I/O configuration data.		
	Parameter $accessMask_31_0$ provides bit field access to the I/O pins as (I/O1 ₁ = 0x1, I/O1 ₂ = 0x2, I/O2 ₁ = 0x4, and IO2 ₂ = 0x8). Access is by 'OR' combination, so $accessMask_31_0$ = 0x0F provides access to all lines simultaneously.		
	The accessType parameter indicates read (VP_DEVICE_IO_READ) or write (VP_DEVICE_IO_WRITE) operation.		
VpDeviceIoAccess()	For write operation, deviceIOData_31_0 is used to set lines to '0' or '1'. Bit mask is same as accessMask_31_0 (I/O11 is set to value in deviceIOData_31_0 location 0x1, I/O12 in		
	deviceIOData_31_0 location 0x2, and so on).		
	All other parameters (accessMask_63_32 and deviceIOData_63_32) are ignored for the ZL88701/702)		

Table 13 - VP-API-II Functions for Configuring and Accessing I/O Lines



10.0 VP-API-II Profiles

Profiles are structures that contain design data to meet specific system requirements. Many *VP-API-II* functions take *Profiles* as one or more arguments. There are several types of *Profiles*. Each defines a different set of parameters for a service aspect of the device. <u>Table 14</u> provides a summary of all the *Profiles* that are used by the *VP-API-II* with the ZL88701/702 device. *Profiles* are created using *VP Profile Wizard*.

Profile Name	Description
Device	The <i>Device Profile</i> provides default start-up values for device-specific configuration options that are normally set at initialization and never changed. These options include the Pulse Code Modulation (PCM) bus clock frequency and configuration information, interrupt mode, voltage monitoring mode, dial pulse correction, device mode register, and switching regulator configuration. The <i>ZL880 Device Profile</i> is not compatible with the version used in the <i>VE880</i> due to the added features.
AC FXS	Used for programming the transmission characteristics of the system, the AC FXS Profile holds the programmable gain and filter coefficient data. Over 70 country-specific AC FXS Profiles are provided and the user can select the one or ones that are required for his or her application. The ZL880 AC FXS Profile is compatible with the VE880 AC Profile.
DC	The <i>DC Profile</i> holds the DC feed and loop supervision parameters. The <i>ZL880 DC Profile</i> is not compatible with the <i>VE880 DC Profile</i> due to the added features.
Ringing	The <i>Ringing Profile</i> contains the necessary commands and data to set up the ring generator of an FXS channel. Different <i>Profiles</i> can be used to vary the ringing characteristics of a line. Options available in the <i>Ringing Profile</i> include ringing waveform, frequency, amplitude, DC offset, ring trip method, maximum peak power, and ring cadence control. The <i>ZL880 Ringing Profile</i> is not compatible with the <i>VE880 Ringing Profile</i> due to the added features.
Tone	The <i>Tone Profile</i> defines the various call progress tones that might be used in the FXS channel. The tones include dial tone, busy, ring-back, re-order, and howler. This <i>Profile</i> is compatible with the one used with the <i>VE880</i> family.
Ringing Cadence	The Ringing Cadence Profile defines the cadence that is associated with ringing. This Profile is compatible with the one used with the VE880 family.
Tone Cadence	The <i>Tone Cadence Profile</i> defines the various call progress cadences that might be used in a system. The cadences include stutter dial, busy, ring-back, and reorder. This <i>Profile</i> is compatible with the one used with the <i>VE880</i> family.
Caller ID	The Caller ID Profile defines the on- and off-hook signal generation for services such as Caller ID and message waiting indication. This Profile abstracts the physical and data link layers of the protocol. FSK and DTMF signaling are supported. This Profile is compatible with the one used with the VE880 family.
Metering	The <i>Metering Profile</i> sets the frequency (12- or 16-kHz), transition type, peak current, and echo voltage limits. This <i>Profile</i> is not compatible with the one used with the <i>VE880</i> family due to added parameters.

Table 14 - VP-API-II Profile Types

10.1 Profile Wizard Project Definition

The *Profile Wizard* application allows the user to define the requirements of the telephone line characteristics, switching and signaling with an intuitive user interface. After selecting the requirements, the user can generate the corresponding *Profiles* (.c and .h files) which the *VP-API-II* software uses to initialize and control the ZL88701/702 device. Microsemi provides many example *Profiles* based on known country or standard requirements.



After launching *Profile Wizard*, it presents the user with the option of creating a new project based on a Microsemi telephony device family or evaluation board or to open an existing project. <u>Figure 46</u> shows a typical screen shot for getting started and creating a new project



Figure 46 - Profile Wizard Screen - Creating a New Project

10.2 Profile Wizard Main Menu

<u>Figure 47</u> shows a typical screen shot of the main menu of *Profile Wizard*. Note that the user can select from many standard country *Profiles*. In this example, the default files for Australia are selected.




Figure 47 - Profile Wizard - Main Menu



10.3 Device Profile

10.3.1 Overview

The *Device Profile* configures device or circuit level parameters for the entire device. This *Profile* is required to enable reliable host communication with the device, to configure the switching regulator, and to define *VP-API-II* driver parameters. An example *Device Profile* configuration for the *ZL880* using *VP Profile Wizard* is shown below.




Figure 48 - Profile Wizard - Device Profile Configuration

Table 15 lists the VP-API-II functions which use values that are defined in the Device Profile.

Function Name	Description
VpInitDevice()	Resets and initializes device with parameters defined in <i>Device Profile</i> and optionally configures all lines on the device with AC, DC, and Ringing parameters.
VpCalLine()	This function may need to be called under some circumstances following the above function. Refer to the ZL880 VP-API-II Reference Guide for more details.

Table 15 - VP-API-II Functions For Device Configuration



10.4 AC FXS Profiles

AC FXS Profiles are used to define the input impedance, receive and transmit frequency response, hybrid balance, and initial gain values. Microsemi provides AC FXS Profile examples for over 70 countries including the following:

Input Impedance	Network Balance Impedance	Countries
150 Ω + (510 Ω // 47 nF)	150 Ω + (510 Ω // 47 nF)	Russia
200 Ω + (680 Ω // 100 nF)	200 Ω + (680 Ω // 100 nF)	China
220 Ω + (820 Ω // 115 nF)	220 Ω + (820 Ω // 115 nF)	Bulgaria, Germany, and South Africa
220 Ω + (820 Ω // 120 nF)	220 Ω + (820 Ω // 120 nF)	Australia
270 Ω + (750 Ω // 150 nF)	270 Ω + (750 Ω // 150 nF)	Belgium, Croatia, Denmark, Egypt, Estonia, France, Greece, Hungary, Iceland, Ireland, Israel, Italy, Ivory Coast, Netherlands, Nigeria, Norway, Portugal, Romania, Spain, Sweden, Switzerland, and Turkey
270 Ω + (910 Ω // 120 nF)	270 Ω + (1200 Ω // 120 nF)	Finland
370 Ω + (620 Ω // 310 nF)	370 Ω + (620 Ω // 310 nF)	New Zealand
300 Ω + (1000 Ω // 220 nF)	$370 \Omega + (620 \Omega // 310 nF)$	United Kingdom
600 Ω	600 Ω	USA, Argentina, Armenia, Belarus, Canada, Chile, Colombia, Czech Republic, Ecuador, El Salvador, Georgia, Hong Kong, India, Indonesia, Jordan, Korea, Kuwait, Malaysia, Mexico, Pakistan, Paraguay, Peru, Philippines, Poland, Qatar, Saudi Arabia, Singapore, South Korea, Taiwan, Thailand, Ukraine, UAE, Uruguay, and Venezuela.
600 Ω + 1.0 μF	600 Ω + 1.0 μF	Japan and PBX
900 Ω	900 Ω	Brazil
900 Ω + 2.16 μF	800 Ω // (0.05 μ F + 100 Ω)	Telcordia GR-57-CORE Non-Loaded Loop

Table 16 - Supported AC Source Impedances

Notes:

- <u>Table 16</u> provides suggested AC source impedances for the listed countries and are believed to be accurate as of the date of publication of
 this document. However, standards can and do change from time to time or new ones may be introduced. Some countries may support
 more than one standard AC source impedance. Customers are responsible for using the appropriate AC FXS Profiles for their applications.
- 2. VP Profile Wizard makes it easy to add additional countries as long as they are based on the supported impedances.
- 3. The standard files provided with VP Profile Wizard are for FXS interfaces with two 7-ohm PTC's in series with Tip and Ring. Please contact Microsemi CMPG Customer Applications if alternate series resistor or PTC resistance values are planned.
- 4. Narrowband and Wideband versions of these Profiles are available.

Table 17 below lists the VP-API-II functions which use values that are defined in the AC FXS Profile.

Function Name	Description
VpInitDevice()	Resets and initializes device with parameters defined in <i>Device Profile</i> and optionally configures all lines on the device with AC, DC, and Ringing parameters.
VpInitLine()	Resets and initializes line with AC, DC, and Ringing parameters.
VpConfigLine()	Configures line with AC, DC, and Ringing parameters. Similar to VpInitLine() but line is not reset. Values not provided in function call result in line retaining previously set parameters.
VpCalLine()	This function may need to be called under some circumstances following the functions listed above. Refer to the ZL880 VP-API-II Reference Guide for more details.

Table 17 - VP-API-II Functions Using AC FXS Profile



10.5 DC Profile

DC Profiles are used to define the feed and loop supervision conditions of the line. An example *DC Profile* for *ZL880* devices using *VP Profile Wizard* is shown in Figure 49 below.




Figure 49 - Profile Wizard - DC Profile Configuration Example

Table 18 lists the VP-API-II functions which use values that are defined in the DC Profile.

Function Name	Description
VpInitDevice()	Resets and initializes device with parameters defined in <i>Device Profile</i> and optionally configures all lines on the device with AC, DC, and Ringing parameters.
VpInitLine()	Resets and initializes line with AC, DC, and Ringing parameters.
VpConfigLine()	Configures line with AC, DC, and Ringing parameters. Similar to VpInitLine() but line is not reset. Values not provided in function call result in line retaining previously set parameters.
VpCalLine()	This function may need to be called under some circumstances following the functions listed above. Refer to the <i>ZL880 VP-API-II Reference Guide</i> for more details.

Table 18 - VP-API-II Functions For DC Feed and Hook Detection Configuration



10.6 Ringing Profile

The *Ringing Profile* is used to define the type of ringing, ringing frequency, amplitude, offset, ring trip threshold, and ringing current limit. The *Ringing Profile* for the ZL88701/702 using *VP Profile Wizard* is shown in <u>Figure 50</u> below.




Figure 50 - Profile Wizard - Ringing Profile Configuration Example

Table 19 lists the VP-API-II functions which use values that are defined in the Ringing Profile.

Function Name	Description
VpInitDevice()	Resets and initializes device with parameters defined in <i>Device Profile</i> and optionally configures all lines on the device with AC, DC, and Ringing parameters.
VpInitLine()	Resets and initializes line with AC, DC, and Ringing parameters.
VpConfigLine()	Configures line with AC, DC, and Ringing parameters. Similar to VpInitLine() but line is not reset. Values not provided in function call result in line retaining previously set parameters.
VpCalLine()	This function may need to be called under some circumstances following the functions listed above. Refer to the ZL880 VP-API-II Reference Guide for more details.

Table 19 - VP-API-II Functions For Ringing and Ring Trip Definition



10.7 Tone Profile

Tone Profiles provide the capability to program up to four simultaneous tones on the line. The *Tone Profile* for the ZL88701/702 using *VP Profile Wizard* is shown in <u>Figure 51</u> below.




Figure 51 - Profile Wizard - Tone Profile Configuration

Table 20 lists the VP-API-II function which uses values that are defined in the Tone Profile.

Function Name	Description
VpSetLineTone()	Starts a tone on the line. The tone can be cadenced or "always on".

Table 20 - VP-API-II Function Using Tone Profile



10.8 Tone Cadence Profile

VP-API-II Tone Cadencing is a highly flexible set of operators the user selects to implement any country-specific ringing or tone cadence requirements including Special Information Tones (SIT) and howler tones. <u>Figure 52</u> shows how to define cadences for call progress tones with *VP Profile Wizard*.




Figure 52 - Profile Wizard - Tone Cadence Profile Example

The VP-API-II Cadencer supports the following operations:

- 1. Time -- Delays (in a non-blocking fashion) program execution.
- 2. Generator Control -- Enable/Disable selection on a per-generator basis.
- 3. Branch -- Forces the cadencing to return to a previous step with "repeat" for *n* number of times. If *n* == 0, repeat forever.
- 4. Line State -- Sets line to specific VP-API-II Line State.

Table 21 lists the VP-API-II function which uses values that are defined in the Tone Cadence Profile.

Function Name	Description
VpSetLineTone()	Provides tone cadencing for up to four tones. Also supports country-specific howler tone cadencing (AUS, UK, NTT) with ramp frequency and amplitude.

Table 21 - VP-API-II Function For Tone Cadencing



10.9 Ringing Cadence Profile

VP-API-II ringing cadencing is a flexible set of operators the user selects to implement any country-specific ringing cadence. <u>Figure 53</u> shows how to define cadences for ringing generation with *VP Profile Wizard*. Note that events that are associated with Type 1 (on-hook) Caller ID ringing are included by this Profile.




Figure 53 - Profile Wizard - Ringing Cadence Profile Example

The VP-API-II Cadencer supports the following operations:

- 1. Time -- Delays (in a non-blocking fashion) program execution.
- 2. Generator Control -- Enable/Disable selection on a per-generator basis.
- 3. Branch -- Forces the cadencing to return to a previous step with "repeat" for *n* number of times. If *n* == 0, repeat forever.
- 4. Line State -- Sets line to specific VP-API-II line state.
- 5. Send CID -- Starts Caller ID (CID) on the line while continuing to run cadence. Used for Type 1 Caller ID when CID occurs after first regular ringing cycle in order to achieve a precise delay between the first and second rings.
- 6. Wait On Caller ID -- Starts Caller ID on the line and suspends currently running cadence. Used for Type 1 Caller ID when CID occurs prior to the first regular ringing cycle.

Table 22 lists the VP-API-II functions which use values that are defined in the Ringing Cadence Profile.

Function Name	Description
VpSetLineState()	VP_LINE_RINGING and VP_LINE_RINGING_POLREV for Ringing Cadence.
VpInitRing()	User function to provide Ringing Cadence. Also allows use selection of <i>Caller ID Profile</i> associated with ringing.

Table 22 - VP-API-II Functions For Ringing Cadencing



10.10 Caller ID Profile

The Caller ID block uses Generators C and D to generate phase-continuous 1200 baud FSK tones for on- or off-hook information such as Calling Line ID (or Caller ID) and Visual Message Waiting Indication (VMWI). The duration of each (bit) tone is fixed at 0.833 ms (1200 baud).

Bell 202 tone frequencies are used in the North American and some international markets, and the *ITU-T Recommendation V.23* tone frequencies are used in most of Europe and other international markets. The signal generator amplitude may need to be adjusted depending on the programmed loss plan. Data transmission levels are normally specified as -13.5 dBm +/-1.5 dB.

Exact preamble and mark sequences are generated by adjusting the framing mode and sending the appropriate number of characters. The *VP-API-II* abstracts this into a simple driver level interface. *VP Profile Wizard* enables the user to select the Caller ID parameters and build them into the *Caller ID Profile*, which generates the necessary coefficients and instructions for the *VP-API-II*. Note that the signal level in the example below is -7.5 dBm0, which corresponds to a transmitted signal of -13.5 dBm0 to the line due to the 6 dB D/A loss in the default *AC Profile*.




Figure 54 - Profile Wizard - Type 1 Caller ID Profile Example

Table 23 lists the VP-API-II functions which use values that are defined in the Caller ID Profile.

Function Name	Description
VpInitRing()	User function to provide Caller ID Profile associated with ringing.
VpSendCid()	Configures and starts Caller ID immediately. Used for Type 2 Caller ID.
VpInitCid()	Input for Caller ID Message Data up to 32 bytes.
VpContinueCid()	Input for Caller ID Message Data up to 16 bytes. Called after VpInitCid() or VpSendCid() when event VP_LINE_EVID_CID_DATA is generated.

Table 23 - VP-API-II Functions For Caller ID



10.11 Metering Profile

The *Metering Profile* allows the user to define the pulse metering frequency (12 or 16 kHz), peak current, and voltage limit. Figure 55 shows an example screen shot of the *Metering Profile* definition in *VP Profile Wizard*.




Figure 55 - Profile Wizard - Metering Profile Example

Table 24 lists the VP-API-II functions which use values that are defined in the Metering Profile.

Function Name	Description
VpInitMeter()	Configures the metering signal generator of an individual line.
VpStartMeter()	Starts metering pulses.

Table 24 - VP-API-II Functions for Metering



11.0 Package Outline

The package outline and recommended land pattern of the *ZL88701/702 Dual Channel Tracking Battery Wideband VoicePort Device* are described in this section.




Figure 56 - ZL88701/702 (QFN-64) Package Drawing




Figure 57 - Recommended Land Pattern (QFN-64) - Top View



12.0 Related Collateral

12.1 Documentation

ZL880 VP-API-II Reference Guide

- Document ID#: 143271

VeriVoice Line Test API (LT-API) User's Guide

- Document ID#: 081470

VeriVoice Manufacturing Test Package Reference Guide

- Document ID#: 141005

ZLR88711H TID Module Reference Design User Guide

- Document ID#: 143020

ZLR88721 Line Module Reference Design User Guide

- Document ID#: 143197

ZLR88722L Line Module Reference Design User Guide

- Document ID#: 143646

12.2 Development Hardware

Intel Telephony Interface Daughtercard - OPN: ZLR88711H

- The ZLR88711H Telephony Interface Daughtercard (TID) features one ZL88702 Dual Channel VoicePort device and two tracking flyback switching supplies, each capable of generating up to 140-V_{PK} ringing and 5 REN drive capability. The TID mates with reference and development platforms for the Intel[®] PUMA™ family of cable chipsets.

SM2 Evaluation Module - OPN: ZLR88721H

The ZLR88721H Evaluation Module features one ZL88702 Dual Channel VoicePort device and two
tracking flyback switching supplies, each capable of generating up to 140-V_{PK} ringing and 5 REN drive
capability. This module plugs into the SM2 receptacle on the ZTAP platform.

SM2 Evaluation Module - OPN: ZLR88722L

The ZLR88722L Evaluation Module features one ZL88701 Dual Channel VoicePort device and two
tracking inverting boost switching supplies, each capable of generating up to 85-V_{PK} ringing and
5 REN drive capability. This module plugs into the SM2 receptacle on the ZTAP platform.

12.3 Development Software

VoicePath API-II - OPN: Le71SK0002

- The VP-API-II is a set of C source used by the host application to interface to the ZL880 Series and other Microsemi voice products. A signed Software License Agreement (SLA) is required.

VoicePath API-II Lite - OPN: Le71SDKAPIL

The VP-API-II Lite is identical to VP-API-II, with reduced functionality. VP-API-II Lite does not support tone or ringing cadencing, Caller ID, or Metering. This software is available without an SLA.

VoicePath Profile Wizard - OPN: Le71SDKPRO

- The *VP Profile Wizard* is a *Microsoft Windows* GUI application that aids in the organization and creation of country *Profiles* used in the *VP-API-II* into a single project file.

Information relating to products and services furnished herein by Microsemi Corporation or its subsidiaries (collectively "Microsemi") is believed to be reliable. However, Microsemi assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Microsemi or licensed from third parties by Microsemi, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Microsemi, or non-Microsemi furnished goods or services may infringe patents or other intellectual property rights owned by Microsemi.

This publication is issued to provide information only and (unless agreed by Microsemi in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Microsemi without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical and other products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Microsemi's conditions of sale which are available on request.

For more information about all Microsemi products visit our website at www.microsemi.com

TECHNICAL DOCUMENTATION - NOT FOR RESALE



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include mixed-signal ICs, SoCs, and ASICs; programmable logic solutions; power management products; timing and voice processing devices; RF solutions; discrete components; and systems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2013 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.