## 6A, Step-Down Converter with HyperLight Load ${ }^{\mathrm{TM}}$ and $\mathrm{I}^{\mathbf{2}} \mathrm{C}$ Interface

## Features

- Input Voltage Range: 2.4 V to 5.5 V
- 6A (pulsed) Output Current
- Multiple Faults Indication through $I^{2} \mathrm{C}$
- $I^{2} \mathrm{C}$ Programmable:
- Output Voltage: 0.6V-1.28V, 5 mV Resolution or $0.6 \mathrm{~V}-3.84 \mathrm{~V}, 10 / 20 \mathrm{mV}$ Resolution
- Slew Rate: $0.2 \mathrm{~ms} / \mathrm{V}-3.2 \mathrm{~ms} / \mathrm{V}$
- ON time (Switching Frequency)
- High Side Current Limit: 3.5A - 10A
- Enable Delay: $0.2 \mathrm{~ms}-3 \mathrm{~ms}$
- Output Discharge when Disabled (EN = GND)
- High Efficiency (up to 95\%)
- Ultra-Fast Transient Response
- $\pm 1.5 \%$ Output Voltage Accuracy Over Line/Load/Temperature Range
- Safe Start-Up with Pre-Biased Output
- Typical $1.5 \mu \mathrm{~A}$ Shutdown Supply Current
- Low Dropout (100\% Duty Cycle) Operation
- $\mathrm{I}^{2} \mathrm{C}$ Speed up to 3.4 MHz
- Latch-Off Thermal Shutdown Protection
- Latch-Off Current Limit Protection
- Power-Good (PG) Open-Drain Output


## Applications

- Solid State Drives (SSD)
- FPGAs, DSP and Low-Voltage ASIC Power


## General Description

The MIC23656 is a high-efficiency, low-voltage input, 6A peak current synchronous step-down regulator. The Constant-ON-Time (COT) control architecture with HyperLight Load ${ }^{\text {TM }}$ provides very high efficiency at light loads, while still having ultra-fast transient response.
The $I^{2} \mathrm{C}$ interface allows programming the output voltage between 0.6 V and 1.28 V , with 5 mV resolution or between 0.6 V and 3.84 V , with 10 mV and 20 mV resolution. Three different default voltage options ( 0.6 V , 0.9 V and 1.0 V ) are provided so that the application can be started with a safe voltage level and then moved to high performance modes under $\mathrm{I}^{2} \mathrm{C}$ control.
An open-drain Power Good output facilitates output voltage monitoring and sequencing. If set in shutdown ( $\mathrm{EN}=\mathrm{GND}$ ), the MIC23656 typically draws $1.5 \mu \mathrm{~A}$, while the output is discharged through $10 \Omega$ pull-down (if the output discharge feature is enabled).
The MIC23656 pinout is compatible with the MIC23650, so that applications can be easily converted.
The 2.4 V to 5.5 V input voltage range, low shutdown and quiescent currents make the MIC23656 ideal for single-cell Li-lon battery-powered applications. The $100 \%$ duty cycle capability provides low dropout operation, extending operating range in portable systems.
The MIC23656 is available in a thermally efficient, 16-Lead $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm} \times 0.55 \mathrm{~mm}$ thin FTQFN package, with an operating junction temperature range from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Typical Application



## Package Types

## MIC23656 Top View

16-pin FTQFN
$2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$


* Includes Exposed Thermal Pad (EP); see Table 3-1.

Ordering Information

| Part Number | Default Status at Power-Up |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output <br> Voltage | High Side <br> Current Limit <br> (typical) | TON<1:0> - <br> ns | Soft-Start <br> Speed | Overtemp <br> Latch-Off | Output <br> Pull-Down <br> when Disabled | Output Voltage <br> Range/Step |
|  | 0.6 V | 3.5 A | $[00]-260 \mathrm{~ns}$ | $200 \mu \mathrm{~s} / \mathrm{V}$ | Immediate <br> Latch-Off | NO | $0.600 \mathrm{~V}-1.280 \mathrm{~V} /$ <br> 5 mV |
| MIC23656-HAYFT | 1.0 V | 10 A | $[10]-130 \mathrm{~ns}$ | $800 \mu \mathrm{~s} / \mathrm{V}$ | Latch-Off <br> after 4 OT <br> cycles | YES | $0.600 \mathrm{~V}-1.280 \mathrm{~V} /$ <br> 5 mV |
| MIC23656-FAYFT | 0.9 V | 10 A | $[10]-130 \mathrm{~ns}$ | $800 \mu \mathrm{~s} / \mathrm{V}$ | Latch-Off <br> after 4 OT <br> cycles | YES | $0.600 \mathrm{~V}-1.280 \mathrm{~V} /$ <br> 5 mV |
| MIC23656-SAYFT | 1.0 V | 10 A | $[10]-130 \mathrm{~ns}$ | $800 \mu \mathrm{~s} / \mathrm{V}$ | Latch-Off <br> after 4 OT <br> cycles | YES | $0.600 \mathrm{~V}-1.280 \mathrm{~V} /$ <br> 10 mV |
|  |  |  |  |  |  | $1.280 \mathrm{~V}-3.840 \mathrm{~V} /$ <br> 20 mV |  |

Functional Block Diagram


### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$
$\mathrm{SV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}$ to $\mathrm{A}_{\mathrm{GND}}$.................................................................................................................................. - 0.3 V to +6V
$V_{S W}$ to $A_{G N D}$ -0.3 V to +6 V
$V_{E N}$ to $A_{G N D}$ ..... -0.3 V to $\mathrm{PV} \mathrm{IN}_{\mathrm{IN}}$
$V_{P G}$ to $A_{G N D}$ ..... -0.3 V to $\mathrm{PV}_{\text {IN }}$
$\mathrm{V}_{\mathrm{SDA}}, \mathrm{V}_{\mathrm{SCL}}$ to $\mathrm{A}_{\mathrm{GND}}$ ..... -0.3 V to $\mathrm{PV}_{\mathrm{IN}}$
$P V_{\text {IN }}$ to $S V_{\text {IN }}$ ..... -0.3 V to +0.3 V
$A_{G N D}$ to $P_{G N D}$ ..... -0.3 V to +0.3 V
Junction Temperature ..... $+150^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\mathrm{S}}$ ) ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ..... $+260^{\circ} \mathrm{C}$
ESD Rating (Note 1)
HBM ..... 2000V
CDM ..... 1500V
MM ..... 200V
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This isa stress rating only and functional operation of the device at those or any other conditions above those indicated in theoperational sections of this specification is not intended. Exposure to maximum rating conditions for extended periodsmay affect device reliability.
Note 1: Devices are ESD sensitive. Handling precautions recommended. Human body model, $1.5 \mathrm{k} \Omega$ in series with 100 pF .
Operating Ratings ${ }^{(1)}$
Supply Voltage ( $\mathrm{PV}_{\mathrm{IN}}$ ) ..... 2.4 V to 5.5 V
Enable Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) ..... OV to $P V_{\text {IN }}$
Power-Good (PG) Pull-Up Voltage ( $\mathrm{V}_{\mathrm{PU}}$ _PG ) ..... 0 V to 5.5 V
Maximum Output Current ..... 6A
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Note 1: The device is not ensured to function outside the operating range.

## ELECTRICAL CHARACTERISTICS (Note 1, 2)

Electrical Specifications: unless otherwise specified, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V $\mathbf{I N}$ Supply |  |  |  |  |  |  |
| Input Range | $\mathrm{PV}_{\text {IN }}$ | 2.4 | - | 5.5 | V |  |
| Undervoltage Lockout Threshold | UVLO | 2.15 | 2.225 | 2.35 | V | $\mathrm{SV}_{\text {IN }}$ rising |
| Undervoltage Lockout Hysteresis | UVLO_H | - | 153 | - | V | SV ${ }_{\text {IN }}$ falling |
| Operating Supply Current | $\mathrm{I}_{\text {INO }}$ | - | 60 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, non switching |
| Shutdown Current | $I_{\text {SHDN }}$ | - | 1.5 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{E N}=0 \mathrm{~V} ; P V_{I N}=S V_{I N}=5.5 \mathrm{~V}, \\ & V_{S W}=V_{S D A}=V_{S C L}=0 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq T_{J} \leq+105^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  |  | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{E N}=0 \mathrm{~V} ; P V_{I N}=S V_{I N}=5.5 \mathrm{~V}, \\ & V_{S W}=V_{S D A}=V_{S C L}=0 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq T_{J} \leq+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| Output Voltage |  |  |  |  |  |  |
| Output Accuracy | V ${ }_{\text {OUT_ACC }}$ | -1.5 |  | 1.5 | \% | $\mathrm{V}_{\text {OUT }}$ from 0.6 V to 1.28 V (includes line and load regulation) |
| Output Voltage Step (options YFT, HAYFT, FAYFT) | V OUT_STEP |  | 5 |  | mV | $\mathrm{V}_{\text {OUT }}$ from 0.6 V to 1.28 V |
| Output Voltage Step (option SAYFT) | Vout_STEP |  | 10 |  | mV | $\mathrm{V}_{\text {OUT }}$ from 0.6 V to 1.28 V |
|  |  |  | 20 |  |  | $\mathrm{V}_{\text {OUT }}$ from 1.28 V to 3.84 V |
| Line Regulation |  |  | 0.06 |  | \% | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.5 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OUT}}=300 \mathrm{~mA} \end{aligned}$ |
| Load Regulation |  |  | 0.2 |  | \% | $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$ to 6 A |
| Enable Control |  |  |  |  |  |  |
| EN Logic Level High | $\mathrm{V}_{\text {EN_H }}$ | 1.2 | - | - | V | $\mathrm{V}_{\text {EN }}$ Rising, Regulator Enabled |
| EN Logic Level Low | $\mathrm{V}_{\text {EN_L }}$ |  | - | 0.4 | V | $\mathrm{V}_{\text {EN }}$ Falling, Regulator Shutdown |
| EN Low Input Current | $\mathrm{I}_{\text {EN_L }}$ | - | 0.01 | 500 | nA | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |
| EN High Input Current | $\mathrm{IENH}^{\text {H }}$ |  | 0.01 | 500 | nA | $\mathrm{V}_{\mathrm{EN}}=5.5 \mathrm{~V}$ |
| Enable Delay (2 Bits) |  |  |  |  |  |  |
| Enable Lockout Delay |  | 0.15 | 0.25 | 0.4 | ms | EN_DELAY<1:0> = 00; Default |
|  |  | 0.85 | 1 | 1.20 | ms | EN_DELAY<1:0> = 01 |
|  |  | 1.70 | 2 | 2.35 | ms | EN_DELAY<1:0> = 10 |
|  |  | 2.55 | 3 | 3.50 | ms | EN_DELAY<1:0> = 11 |
| Internal DAC Slew Rate (4 Bits) |  |  |  |  |  |  |

Note 1: Specification for packaged product only.
2: Characterized in open loop.
3: Tested in open loop. The closed-loop current limit is affected by inductance value, input voltage and temperature.

## ELECTRICAL CHARACTERISTICS (Note 1, 2)

Electrical Specifications: unless otherwise specified, $P V_{I N}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate Time (Time to 1V) | TRISE | 100 | 200 | 300 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 0000 |
|  |  | 250 | 400 | 550 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 0001 |
|  |  | 400 | 600 | 800 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> $=0010$ |
|  |  | 600 | 800 | 1000 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0>= 0011; Default |
|  |  | 750 | 1000 | 1250 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 0100 |
|  |  | 950 | 1200 | 1450 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 0101 |
|  |  | 1100 | 1400 | 1700 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> $=0110$ |
|  |  | 1300 | 1600 | 1900 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 0111 |
|  |  | 1450 | 1800 | 2150 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> $=1000$ |
|  |  | 1650 | 2000 | 2350 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1001 |
|  |  | 1800 | 2200 | 2600 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1010 |
|  |  | 2000 | 2400 | 2800 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1011 |
|  |  | 2180 | 2600 | 3020 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1100 |
|  |  | 2350 | 2800 | 3250 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1101 |
|  |  | 2520 | 3000 | 3480 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1110 |
|  |  | 2690 | 3200 | 3710 | $\mu \mathrm{s} / \mathrm{V}$ | SLEW_RATE<3:0> = 1111 |

Note 1: Specification for packaged product only.
2: Characterized in open loop.
3: Tested in open loop. The closed-loop current limit is affected by inductance value, input voltage and temperature.

## ELECTRICAL CHARACTERISTICS (Note 1, 2)

Electrical Specifications: unless otherwise specified, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TON Control/Switching Frequency (2 Bits) |  |  |  |  |  |  |
| Switching ON Time | TON | - | 260 | - | ns | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{TON}\langle 1: 0>=00$ |
|  |  | - | 180 | - |  | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{TON}<1: 0>=01$ |
|  |  | - | 130 | - |  | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{TON}<1: 0>=10$ |
|  |  | - | 105 | - |  | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{TON}<1: 0>=11$ |
| Switching Frequency | FREQ | - | 1.6 | - | MHz | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{TON}<1: 0>=10, \\ & \mathrm{I}_{\text {OUT }}=3 \mathrm{~A}, \mathrm{~L}=\mathrm{XEL} 4030-471 \mathrm{ME} \end{aligned}$ |
|  |  | - | 2.2 | - | MHz | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{TON}<1: 0>=10 \\ & \mathrm{I}_{\text {OUT }}=3 \mathrm{~A}, \mathrm{~L}=\mathrm{XEL} 4030-471 \mathrm{ME} \end{aligned}$ |
| Maximum Duty Cycle | DCMAX | - | 100 | - | \% |  |
| Short Circuit Protection |  |  |  |  |  |  |
| High-Side MOSFET Forward Current Limit (Note 3) | ILIM_HS | 2.1 | 3.5 | 4.9 | A | ILIM<1:0> = 00 |
|  |  | 4.0 | 5.0 | 6.5 |  | ILIM<1:0> = 01 |
|  |  | 6.4 | 8.5 | 10.6 |  | ILIM<1:0> = 10 |
|  |  | 8.0 | 10.0 | 12 |  | ILIM<1:0> = 11; Default |
| Low-Side MOSFET Forward Current Limit (Note 3) | ILIM_LS | - | 3.0 | - | A | ILIM<1:0> = 00 |
|  |  | - | 4.2 | - |  | ILIM $<1: 0>=01$ |
|  |  | - | 6.8 | - |  | ILIM $<1: 0>=10$ |
|  |  | - | 8.0 | - |  | ILIM<1:0> = 11; Default |
| Low-Side MOSFET Negative Current Limit | ILIM_NEG | -2 | -3 | -4 | A |  |
| N-Channel Zero-Crossing Threshold | $\mathrm{I}_{\mathrm{ZC}}^{\text {_TH }}$ | - | 0.9 | - | A |  |
| Current Limit Pulses before Hiccup | HICCUP | - | 8 | - | Cycles |  |
| Hiccup Period before Restart | - | - | 1 | - | ms |  |
| Internal MOSFETs |  |  |  |  |  |  |
| High Side ON-Resistance | $\mathrm{R}_{\text {DS-ON-HS }}$ | - | 30 | 60 | $\mathrm{m} \Omega$ | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |
| Low Side ON-Resistance | $\mathrm{R}_{\text {DS-ON-LS }}$ | - | 16 | 40 | $\mathrm{m} \Omega$ | $\mathrm{I}_{\text {SW }}=-1 \mathrm{~A}$ |
| Output Discharge Resistance | $\mathrm{R}_{\text {DS-ON-DSC }}$ | - | 10 | 50 | $\Omega$ | $V_{E N}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=5.5 \mathrm{~V}$, from $\mathrm{V}_{\mathrm{OUT}}$ to $\mathrm{P}_{\mathrm{GND}}$ |
| SW Leakage Current | ILEAK_SW | - | 1 | 10 | $\mu \mathrm{A}$ | $P V_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}$ <br> flowing out of SW pin |
| Power-Good (PG) |  |  |  |  |  |  |
| PG Threshold | PG_TH | 87 | 91 | 95 | $\% \mathrm{~V}_{\text {OU }}$ T | V ${ }_{\text {OUT }}$ Rising (Good) |
| PG Hysteresis | PG_HYS | - | 4 | - | $\begin{gathered} \hline \% \mathrm{~V}_{\mathrm{OU}} \\ \mathrm{~T} \end{gathered}$ | $\mathrm{V}_{\text {Out }}$ falling |
| PG Blanking time | PG_BLANK | - | 65 | - | $\mu \mathrm{s}$ |  |
| PG Output Leakage Current | PG_LEAK | - | 30 | 300 | nA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT( }}$ ( ${ }^{\text {am) }}$, $\mathrm{V}_{\text {PG }}=5.5 \mathrm{~V}$ |
| PG Sink Low Voltage | PG_SINKV | - | - | 200 | mV | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{PG}}=10 \mathrm{~mA}$ |

Note 1: Specification for packaged product only.
2: Characterized in open loop.
3: Tested in open loop. The closed-loop current limit is affected by inductance value, input voltage and temperature.

## ELECTRICAL CHARACTERISTICS (Note 1, 2)

Electrical Specifications: unless otherwise specified, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$ Interface (SCL, SDA) |  |  |  |  |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | 0 |  | 0.4 | V | $S \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| High Level Input Voltage | $\mathrm{V}_{\text {IH }}$ | 1.2 |  | 5.5 | V | SV $\mathrm{IN}=5.5 \mathrm{~V}$ |
| High Level Input Current | $\mathrm{I}_{12 \mathrm{CH}}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |  |
| Low Level Input Current | $\mathrm{I}_{12 \mathrm{C}} \mathrm{L}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |  |
| Logic 0 Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{I}_{\text {SDA }}=3 \mathrm{~mA} ; \mathrm{I}_{\text {SCL }}=3 \mathrm{~mA}$ |
| SCL, SDA Pin Capacitance | I2C_CAP |  | 0.7 |  | pF |  |
| SDA Pull Down Resistance | SDA_PD |  | 80 |  | $\Omega$ |  |
| $\mathrm{I}^{\mathbf{2}} \mathrm{C}$ Interface Timing |  |  |  |  |  |  |
| Maximum SCL Clock Frequency | $\begin{aligned} & \text { SCL_- } \\ & \text { CLOC̄K } \end{aligned}$ |  | 100 |  | kHz | Standard mode |
|  |  |  | 400 |  | kHz | Fast mode |
|  |  |  | 3.4 |  | MHz | High Speed mode |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal Shutdown | T SHDN | - | 165 | - | ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{J}}$ rising |
| Thermal-Shutdown Hysteresis | TSHDN_HYST | - | 22 | - | ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{J}}$ falling |
| Thermal Warning Threshold | $\mathrm{T}_{\text {ThWrn }}$ | - | 118 | - | ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{J}}$ rising |
| Thermal Latch OFF Soft-Start Cycles | TH_LATCH | - | 4 | - | - |  |

Note 1: Specification for packaged product only.
2: Characterized in open loop.
3: Tested in open loop. The closed-loop current limit is affected by inductance value, input voltage and temperature.

## TEMPERATURE SPECIFICATIONS

Electrical Specifications: unless otherwise specified, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=1.0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$.

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Package Thermal Resistances |  |  |  |  |  |  |
| Thermal Resistance, <br> 16LD 2.5 mm $\times 2.5 \mathrm{~mm}$ Thin FTQFN | $\theta_{\mathrm{JA}}$ | - | 45 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

### 2.0 TYPICAL CHARACTERISTIC CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~L}=0.47 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=2 x 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-1: Operating Supply Current vs. Input Voltage, Switching.


FIGURE 2-2:
High-Side Current Limits vs. Temperature ( $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ ), closed-loop.


FIGURE 2-3: High-Side Current Limits vs. Temperature $\left(V_{\text {OUT }}=3.3 \mathrm{~V}\right)$, closed-loop.


FIGURE 2-4: No-Load Operating Supply Current vs. Temperature, Switching.


FIGURE 2-5: $\quad R_{D S(o n)}$ vs. Temperature.


FIGURE 2-6: Efficiency vs. Load Current $\left(V_{\text {OUT }}=0.6 \mathrm{~V}\right)$.

Note: Unless otherwise indicated, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~L}=0.47 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=2 \times 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-7: Efficiency vs. Load Current ( $V_{\text {OUT }}=1.0 \mathrm{~V}$ ).


FIGURE 2-8: Efficiency vs. Load Current ( $V_{\text {OUT }}=1.28 \mathrm{~V}$ ).


FIGURE 2-9: Efficiency vs. Load Current ( $V_{\text {OUT }}=3.3 \mathrm{~V}$ ).


FIGURE 2-10: DCM/FPWM I Iout Threshold vs. $V_{I N}$.


FIGURE 2-11: Line Regulation: Output Voltage Variation vs. Input Voltage.


FIGURE 2-12: Load Regulation: VOUT Voltage Variation vs. IOUT.

Note: Unless otherwise indicated, $\mathrm{PV}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~L}=0.47 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=2 \mathrm{x} 47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-13: Switching Frequency vs.
$I_{\text {OUT }}\left(V_{\text {OUT }}=0.6 \mathrm{~V}\right)$.


FIGURE 2-14: $\quad$ Switching Frequency vs.
$I_{\text {OUT }}\left(V_{\text {OUT }}=1.0 \mathrm{~V}\right)$.


FIGURE 2-15: Switching Frequency vs.
$I_{\text {OUT }}\left(V_{\text {OUT }}=3.3 \mathrm{~V}\right)$.


FIGURE 2-16: Switching Frequency vs. $V_{I N}\left(V_{\text {OUT }}=0.6 \mathrm{~V}\right)$.


FIGURE 2-17: Switching Frequency vs. $V_{\text {IN }}\left(V_{\text {OUT }}=1.0 \mathrm{~V}\right)$.


FIGURE 2-18: Switching Frequency vs.
$V_{\text {IN }}\left(V_{\text {OUT }}=3.3 \mathrm{~V}\right)$.

## MIC23656

Note: Unless otherwise indicated, $P V_{I N}=5 \mathrm{~V}, \mathrm{~L}=0.47 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=2 \times 47 \mu \mathrm{~F}, \mathrm{TON}<1: 0>=11, \mathrm{ILIM}<1: 0>=11, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-19: $\quad V_{I N}$ Turn-On $\left(E N=P V_{I N}\right)$.


FIGURE 2-20: $\quad V_{I N}$ Turn-Off (EN $=P V_{I N}$ ),
$R_{\text {LOAD }}=0.3 \Omega$.


FIGURE 2-21: $\quad E N$ Turn-On, $R_{L O A D}=0.3 \Omega$.


FIGURE 2-22: EN Turn-Off, $R_{\text {LOAD }}=0.3 \Omega$.


FIGURE 2-23: EN Turn-On into Pre-biased output ( $V_{\text {pre-bias }}=0.8 \mathrm{~V}$ ).


FIGURE 2-24: Power-Up into Short Circuit.

Note: Unless otherwise indicated, $P V_{I N}=5 V, L=0.47 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=2 x 47 \mu \mathrm{~F}, \mathrm{TON}<1: 0>=11, \mathrm{ILIM}<1: 0>=11, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 2-25: Output Current Limit
Threshold.


FIGURE 2-26: Hiccup Mode Short Circuit Current Limit Response.


FIGURE 2-27: Switching Waveforms -
$I_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{HLL}$.


FIGURE 2-28: Switching Waveforms -
$I_{\text {OUT }}=6$.


FIGURE 2-29: Load Transient Response.


FIGURE 2-30: Line Transient Response.

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE

| MIC23656 | Symbol | Description |
| :---: | :---: | :---: |
| 1,16 | SW | Switch Node |
| 2, 3, 13, 14, 15 | $\mathrm{P}_{\text {GND }}$ | Power Ground. $\mathrm{P}_{\mathrm{GND}}$ is the ground path for the MIC23656 buck converter power stage. |
| 4, 5 | PV ${ }_{\text {IN }}$ | Power Supply Voltage |
| 6 | SV ${ }_{\text {IN }}$ | Analog Voltage Input. The power to the internal reference and control sections of the MIC23656. A $1.0 \mu \mathrm{~F}$ ceramic capacitor from $\mathrm{SV}_{\mathrm{IN}}$ to ground must be used. Internally connected to $P V_{\text {IN }}$ through a $10 \Omega$ resistor. |
| 7 | SCL | $1^{2} \mathrm{C}$ Clock (Input). $I^{2} \mathrm{C}$ Serial bus clock input |
| 8 | SDA | $1^{2} \mathrm{C}$ Data (Input/Output). ${ }^{2} \mathrm{C}$ Serial bus data bidirectional pin |
| 9 | EN | Enable (Input). Logic high enables operation of the regulator. The EN pin should not be left open. |
| 10 | PG | Power-Good (Output). This is an open drain output that indicates when the rising output voltage is higher than the $91 \%$ threshold (typical value). |
| 11 | $\mathrm{V}_{\text {OUT }}$ | Output Voltage Sense (Input). This pin is used to remote sense the output voltage. Connect $\mathrm{V}_{\text {OUT }}$ as close to the output capacitor as possible to sense output voltage. Also provides the path to discharge the output through an internal $10 \Omega$ resistor when disabled. |
| 12 | $\mathrm{A}_{\text {GND }}$ | Analog Ground. Internal signal ground for all low power circuits. |
| 17 | EP | Exposed Thermal Pad, internally connected to $\mathrm{P}_{\text {GND }}$ |

### 3.1 Switch Node Pin (SW)

High current output which connects to the internal MOSFETs. Connect inductor to this pin. This is a high-frequency, high-power connection; therefore, traces should be kept as short and as wide as practical.

### 3.2 Power Ground Pin ( $\mathrm{P}_{\mathrm{GND}}$ )

$\mathrm{P}_{\mathrm{GND}}$ is the ground path for the MIC23656 buck converter power stage. The $\mathrm{P}_{\text {GND }}$ pin connects to the sources of low-side N -Channel MOSFET, the negative terminals of input capacitors, and the negative terminals of output capacitors. The loop for the power ground should be as small as possible and separate from the analog ground ( $\mathrm{A}_{\mathrm{GND}}$ ) loop.

### 3.3 Input Voltage Pin ( $\mathrm{PV}_{\mathrm{IN}}$ )

Input supply to the source of the internal high-side P-channel MOSFET. The $\mathrm{PV}_{\text {IN }}$ operating voltage range is from 2.4 V to 5.5 V . An input capacitor between $\mathrm{PV}_{\mathrm{IN}}$ and the power ground $\mathrm{P}_{\mathrm{GND}}$ pin is required and placed as close as possible to the IC.

### 3.4 Analog Voltage Input Pin ( $\mathbf{S V}_{\text {IN }}$ )

The power to the internal reference and control sections of the MIC23656. A $1.0 \mu \mathrm{~F}$ ceramic capacitor from $S V_{I N}$ to ground must be used. Internally connected to $P V_{I N}$ through a $10 \Omega$ resistor.

## $3.5 \quad I^{2} \mathrm{C}$ Clock Input Pin (SCL)

The SCL pin is the serial interfaces Serial Clock pin. This pin is connected to the Host Controller SCL pin. The MIC23656 is a slave device, so its SCL pin is only an input.

## $3.6 \quad I^{2} \mathrm{C}$ Data Input/Output Pin (SDA)

The SDA pin is the serial interface Serial Data pin. This pin is connected to the Host Controller SDA pin. The SDA pin has an open-drain N -Channel driver.

### 3.7 Enable Pin (EN)

Logic high enables operation of the regulator. Logic low will shut down the device. In the off state, supply current of the device is greatly reduced (typically $1.5 \mu \mathrm{~A}$ ). The EN pin should not be left open.

### 3.8 Power-Good Pin (PG)

This is an open drain output that indicates when the rising output voltage is higher than the $91 \%$ threshold. There is a $4 \%$ hysteresis, therefore PG will return low when the falling output voltage falls below $87 \%$ of the target regulation voltage.

### 3.9 Output Voltage Sense Pin ( $\mathrm{V}_{\mathrm{OUT}}$ )

This pin is used to remote sense the output voltage. Connect to $\mathrm{V}_{\text {OUT }}$ as close to the output capacitor as possible to sense output voltage. Also provides the path to discharge the output through an internal $10 \Omega$ resistor when the device is disabled.

### 3.10 Analog Ground Pin ( $\mathrm{A}_{\mathrm{GND}}$ )

Internal signal ground for all low power circuits. Connect to ground plane. For best load regulation, the connection path from $A_{G N D}$ to the output capacitor ground terminal should be free from parasitic voltage drops.

### 3.11 Exposed Pad (EP)

Electrically connected to $\mathrm{P}_{\text {GND }}$ pins. Connect with thermal vias to the ground plane to ensure adequate heat-sinking. See Section 8.0 "Packaging Information".

### 4.0 FUNCTIONAL DESCRIPTION

### 4.1 Device Overview

The MIC23656 is a high-efficiency 6A peak current, synchronous buck regulator with HyperLight Load ${ }^{\text {TM }}$ mode. The Constant-ON-Time Control architecture with automatic HyperLight Load ${ }^{\text {TM }}$ provides very high efficiency at light loads and ultra-fast transient response.

The MIC23656 output voltage is programmed through the $I^{2} \mathrm{C}$ interface in the range of 0.6 V to 1.28 V with 5 mV resolution (options YFT, HAYFT and FAYFT), or between 0.6 V and 3.84 V (option SAYFT). The latter option has a 10 mV resolution from 0.6 V up to 1.28 V and 20 mV resolution from 1.28 V to and 3.84 V .

The 2.4 V to 5.5 V input voltage operating range makes the device ideal for single cell Li-ion battery-powered applications. Automatic HyperLight Load ${ }^{\text {TM }}$ mode provides very high efficiency at light loads.
This device focuses on high output voltage accuracy. Total output error is less than $1.5 \%$ over line, load and temperature.
The MIC23656 buck regulator uses an adaptive Constant-ON Time control method. The adaptive on-time control scheme is employed to obtain a nearly constant switching frequency in Continuous Conduction mode. Overcurrent protection is implemented by sensing the current on both the low-side and high-side internal power MOSFETs. The device includes an internal soft-start function which reduces the power supply input surge current at start-up by controlling the output voltage rise time.

### 4.2 HyperLight Load ${ }^{\text {TM }}$ Mode (HLL)

HLL is a power saving switching mode. In HLL, the switching frequency is not constant over the operation current range. At light loads, the fixed ON-Time operation coupled with low-side MOSFET diode emulation causes the switching frequency to decrease. This reduces switching and drive losses and increases efficiency. The HLL switching mode can be disabled for reduced output ripple and low noise, by setting the FPWM bit in the CTRL2 register.

### 4.3 Enable (EN pin)

When the EN pin is pulled LOW, the IC is in a shutdown state with all internal circuits disabled and with the Power-Good output (PG) low. During shutdown, the part consumes typically $1.5 \mu \mathrm{~A}$. When EN pin is pulled HIGH, the start-up sequence is initiated. There is a programmable enable delay that is used to delay the start of the output ramp. The enable delay timer can be programmed to one of four time intervals of 0.25 ms , $1 \mathrm{~ms}, 2 \mathrm{~ms}$ or 3 ms in the CTRL1 register. Note that if
the 0 ms delay setting is chosen, there is an internal delay of $250 \mu \mathrm{~s}$ before the part will start to switch in order to bias up internal circuitry.

## $4.4 \quad I^{2} \mathrm{C}$ Programming

The MIC23656 behaves as an ${ }^{2} \mathrm{C}$ slave, accessible at 0x5B (7 bit addressing).
The $I^{2} \mathrm{C}$ interface remains active and the MIC23656 can be programmed whether the enable pin is high or low, as long the input voltage is above the UVLO threshold. This feature is useful in applications where a housekeeping MCU preconfigures the MIC23656 before enabling power delivery. The registers do not get reset when the enable pin is low. The output voltage can be programmed to a new value with $\mathrm{I}^{2} \mathrm{C}$, regardless of the EN pin status. If the EN pin is high, the output voltage will move to the newly programmed value on-the-fly, with the programmed slew rate.

### 4.5 Power-Good (PG)

The Power-Good output is generally used for power sequencing where the Power-Good output is tied to the enable output of another regulator. This technique avoids all the regulators powering up at the same time, causing large inrush current.
The Power-Good output is an open drain output. During start-up, when the output voltage is rising, the Power-Good output goes high by means of an external pull-up resistor when the output voltage reaches $91 \%$ of its set value. The Power-Good threshold has 4\% hysteresis so the Power-Good output stays high until the output voltage falls below $87 \%$ of the set value. A built-in $65 \mu$ s blanking time is incorporated to prevent nuisance tripping.
The pull-up resistor from PG pin can be connected to $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ or an external source that is less than or equal to $\mathrm{V}_{\text {IN }}$. The PG pin can be connected to another regulator's enable pin for sequencing of the outputs. The PG output is deasserted as soon as the enable pin is pulled low or an input undervoltage condition or any other fault is detected.

### 4.6 Output Soft Discharge option

To ensure a known output condition when the device is turned off then back on again, the output is actively discharged to ground by means of an internal 10-ohm resistor. The active discharge resistor can be enabled or disabled through $I^{2} \mathrm{C}$ in the CTRL2 register.

### 4.7 Output Voltage Setting

The MIC23656 output voltage has an 8-bit control DAC that can be programmed from 0.6 V to 1.28 V in 5 mV increments, for part options -YFT, -HAYFT, -FAYFT. Option -SAYFT can be programmed from 0.6 V up to
1.28 V with 10 mV resolution and from 1.28 V up to 3.84 V with 20 mV resolution. This can be programmed in the MIC23656 Output Voltage Control register.
The output voltage sensing pin $\mathrm{V}_{\text {OUT }}$ should be connected exactly to the desired point-of-load regulation, avoiding parasitic resistive drops.

### 4.8 Converter stability. Output Capacitor

The MIC23656 utilizes an internal compensation network and it is designed to provide stable operation with output capacitors from $47 \mu \mathrm{~F}$ to $1000 \mu \mathrm{~F}$. This greatly simplifies the design where supplementary output capacitance can be added without having to worry about stability.

### 4.9 Soft-Start

Excess bulk capacitance on the output can cause excessive input inrush current. The MIC23656 internal soft-start feature forces the output voltage to rise gradually, keeping the inrush current at reasonable levels. This is particularly important in battery-powered applications. The ramp rate can be set in the CTRL2 register by means of the SLEW_RATE<3:0> bits.
When the enable pin goes high, the output voltage starts to rise. Once the soft-start period has finished, the Power-Good comparator is enabled and if the output voltage is above $91 \%$ of the nominal regulation voltage, then the Power-Good output goes high.
The output voltage soft-start time is determined by the soft-start equation below. The soft-start time $t_{s S}$ can be calculated using Equation 4-1.

## EQUATION 4-1:

$$
\begin{aligned}
& t_{S S}=V_{O U T} \times t_{R A M P} \\
& t_{S S}=1.0 \mathrm{~V} \times 800 \mu \mathrm{~s} / \mathrm{V} \\
& t_{S S}=800 \mu \mathrm{~s}=0.8 \mathrm{~ms}
\end{aligned}
$$

Where:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{OUT}} & =1.0 \mathrm{~V} \\
\mathrm{t}_{\mathrm{RAMP}} & =800 \mu \mathrm{~s} / \mathrm{V}
\end{aligned}
$$

### 4.10 100\% Duty Cycle Operation

The MIC23656 can deliver $100 \%$ duty cycle. To achieve $100 \%$ duty cycle, the high-side switch is latched on when the duty cycle reaches around $92 \%$ and stays latched until the output voltage falls $4 \%$ below its regulated value. This feature is especially useful in battery operated applications. It is recommended that this feature is enabled together with the highest TON setting, corresponding to the lowest switching frequency ( $\mathrm{TON}<1: 0>=00$ in register CTRL1). The high-side latch circuitry can be disabled by setting the DIS_100PCT bit in register CTRL2 to ' 1 '.

### 4.11 Switching Frequency

The switching frequency of the MIC23656 is indirectly set, by programming the $T_{\text {ON }}$ value. The equation below provides an estimation for the resulting switching frequency:

EQUATION 4-2:

$$
f_{S W}=\frac{V_{O U T}}{V_{I N}} \times \frac{1}{T_{O N}}
$$

The above equation is only valid in continuous conduction mode and for a loss-less converter. In practice, losses will cause an increase of the switching frequency with respect to the ideal case. As the load current increases, losses will increase too and so will the switching frequency.
The ON-Time calculation is adaptive, in that the TON value is modulated based on the input voltage and on the target output voltage to stabilize the switching frequency against their variations. Losses are not accounted for.

The table below highlights the resulting ON time ( $\mathrm{T}_{\mathrm{ON}}$ ), for typical output voltages:

|  |  | TON |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $[00]$ | $[01]$ | $[10]$ | $[11]$ |
| 5 | 0.6 | 140 | 110 | 100 | 80 |
|  | 1 | 260 | 180 | 130 | 105 |
|  | 1.8 | 520 | 340 | 200 | 150 |
|  | 2.5 | 740 | 490 | 260 | 190 |
|  | 3.3 | 930 | 610 | 310 | 220 |
|  | 1 | 380 | 270 | 170 | 130 |

### 4.12 Undervoltage Protection (UVLO)

Undervoltage protection ensures that the IC has enough voltage to bias the internal circuitry properly and provide sufficient gate drive for the power MOSFETs. When the input voltage starts to rise, both power MOSFETs are off and the Power-Good output is pulled low. The IC starts at approximately 2.225 V typical and has a nominal 153 mV of hysteresis to prevent chattering between the UVLO high and low states.

### 4.13 Overtemperature Fault

The MIC23656 monitors the die junction temperature to keep the IC operating properly. If the IC junction temperature exceeds $118^{\circ} \mathrm{C}$, the warning flag "OT_WARN" is set, but does not affect the operation mode. It automatically resets if the junction temperature drops below the temperature threshold. If the IC junction temperature exceeds $165^{\circ} \mathrm{C}$, both power MOSFETs are immediately turned off. The IC is allowed to start when the die temperature falls below $143^{\circ} \mathrm{C}$.

During the fault condition, several changes will occur in the status register. The OT bit will go high indicating the junction temperature reached $165^{\circ} \mathrm{C}$, while the OT_WARN automatically resets. If the controller is enabled to restart after the first thermal shutdown event (OT_LATCH bit in register CTRL2 is set), the SSD bit will go low and the hiccup bit will go high. Finally, the PG bit in register FAULT (address 0x03) will go low and the PG pin will be pulled low until the output voltage has restarted and is once again in regulation. The $I^{2} \mathrm{C}$ interface remains active and all registers values are maintained. When the die temperature decreases below the lower thermal shutdown threshold and the MIC23656 resumes switching with the output voltage going back in regulation, the global Power-Good output is pulled high, but the over temperature fault bit OT is still set to " 1 ". To clear the fault, either recycle input power or write a logic " 0 " to the over temperature bit OT in the FAULT register.
During recovery from a thermal shutdown event, if the regulator hits another thermal shutdown event or a current limit event is causing hiccup before Power-Good can be achieved, the controller will again reset. If this happens four times in a row the part will be in a Latch-Off state and the MOSFETs are permanently latched off. The LATCH_OFF bit in the status register will be set to " 1 " which will latch off the MIC23656. The device can be restarted by toggling the enable input, by recycling the input power, or by software enable control (EN_CON). This latch-off feature eliminates the thermal stress on the MIC23656 during a fault event. The OT_LATCH bit in register CTRL 2 can be set to " 0 " which will cause this latch-off to happen after the first over temperature event instead of waiting for four consecutive over temperatures. This is a more conservative approach to protect the part and is available to the user.

### 4.14 Safe Start-up into a Pre-Biased Output

The MIC23656 is designed for safe start up into a pre-biased output in forced PWM. This feature prevents high negative inductor current flow in a pre-bias condition which can damage the IC. This is achieved by not allowing forced PWM until the control loop commands eight switching cycles. After eight cycles, the low side negative current limit is switched from $0 A$ to $-3 A$. The cycle counter is reset to zero if the enable pin is pulled low or an input undervoltage condition or any other fault is detected.

### 4.15 Current Limiting

The MIC23656 regulator uses both high-side and low-side current sense for current limiting. When the high-side current sense threshold is reached, the high-side MOSFET is turned off and the low-side MOSFET is turned on. The low-side MOSFET stays on until the current falls to $80 \%$ of the high-side current
threshold value then the high-side can be turned on again. If the overload condition lasts for more than seven cycles, the MIC23656 enters hiccup current limiting and both MOSFETs are turned off. There is a 1 ms cool-off period before the MOSFETs are allowed to be turned on. If the regulator has another hiccup event before it reaches the Power-Good threshold on restart, it will again turn off both MOSFETs and wait for 1 ms . If this happens more than three times in a row then the part will enter the latch-off state which will permanently turn off both MOSFETs until the part is reset by toggling the EN pin, recycling power or via ${ }^{2} \mathrm{C}$ command.

During a hiccup event, the HICCUP bit in the status register will go high and the SSD bit will go low until the output has recovered. The Power-Good FAULT status register bit PG will also go low and the PG pin will be pulled low.
In latch-off, the LATCH_OFF status bit is set to 1 .
The High-Side Current Limit can be programmed by setting the ILIM<1:0> bits in CTRL1 register. For maximum efficiency and current limit precision, it is recommended that the highest current limit is programmed together with a higher TON setting (corresponding to a lower frequency).

### 4.16 Thermal Considerations

Although the MIC23656 is capable of delivering up to 6 A under load, the package thermal resistance and the device internal power dissipation may dictate some limitations to the continuous output current.
As a reference, for $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=5 \mathrm{~A}$, the ADM00886 Evaluation Board application shows a stable $40^{\circ} \mathrm{C}$ chip self heating.
For $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, the same self heating is produced at about 4A.
If operated above the rated junction temperature, electrical parameters may drift beyond characterized specifications. The MIC23656 is protected under all circumstances by thermal shutdown.

### 5.0 APPLICATION INFORMATION

### 5.1 Power-up State

When power is first applied to the MIC23656 and the enable pin is high, all I ${ }^{2} \mathrm{C}$ registers are loaded with their default values and the device starts delivering power to the output based on those default values. After the soft-start ramp has finished, these registers can be reconfigured. These new settings are saved even if the enable pin is pulled low. When the enable is pulled high again, the MIC23656 is configured to the new register settings, not the original default settings. To set the $\mathrm{I}^{2} \mathrm{C}$ registers to their original settings, the input power has to be recycled.
When power is first applied to the MIC23656 and the enable pin is low, all $\mathrm{I}^{2} \mathrm{C}$ registers can be configured. When the enable pin is pull high, the regulator will power up with the new $I^{2} \mathrm{C}$ registers settings. Again, these register settings will not be lost when the enable pin is pulled low. If power is recycled, the register settings are lost and they will have to be reprogrammed.

### 5.2 Output Voltage Sensing

To achieve accurate output voltage regulation, the $\mathrm{V}_{\text {OUT }}$ pin (internal feedback divider top terminal) should be Kelvin-connected as close as possible to the point-of-regulation top terminal. Since both the internal reference and the internal feedback divider's bottom terminal refer to $A_{G N D}$, it is important to minimize voltage drops between the $\mathrm{A}_{\text {GND }}$ and the point-of-regulation return terminal (typically the ground terminal of the output capacitor which is closest to the load).

### 5.3 Digital Voltage Control (DVC)

When the buck is programmed to a lower voltage, the regulator is placed into forced PWM mode and the Power-Good monitor is blanked during the transition time.

### 5.4 Inductor Selection and Slope Compensation

When selecting an inductor, it is important to consider the following factors:

- Inductance
- Rated Current value
- Size requirements
- DC Resistance (DCR)
- Core losses

Values for inductance, peak and RMS currents are required to select the output inductor. The input and output voltages and the inductance value determine the peak-to-peak inductor ripple current. Generally,
higher inductance values are used with higher input voltages. Larger peak-to-peak ripple currents will increase the power dissipation in the inductor and MOSFETs. Larger output ripple currents will also require more output capacitance to smooth out the larger ripple current. Smaller peak-to-peak ripple currents require a larger inductance value and therefore a larger and more expensive inductor. A good compromise between size, loss and cost is to set the inductor ripple current to be equal to about $30 \%$ of the maximum output current. The inductance value is calculated by Equation 5-1. Switching frequency can be estimated from curves given in Section 2.0 "Typical Characteristic Curves" section.

## EQUATION 5-1:

$$
\begin{aligned}
& \qquad \begin{aligned}
& L=\frac{V_{O U T} \times\left(V_{I N(M A X)}-V_{O U T}\right)}{V_{I N(M A X)}}{ }^{\times f_{S W} \times r \times I} O U T(M A X) \\
& \\
& \text { Where: } \\
&=\text { Switching Frequency } \\
& \mathrm{f}_{\text {SW }}=\text { Ratio of AC Inductor Ripple Current to DC } \\
& \mathrm{r} \text { Output Current } \\
& \mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}=\text { Maximum Power Stage Input Voltage }
\end{aligned}
\end{aligned}
$$

The peak-to-peak inductor current ripple is:
EQUATION 5-2:

$$
\Delta I_{L(P P)}=\frac{V_{O U T} \times\left(V_{I N(M A X)}-V_{O U T}\right)}{V_{I N(M A X)^{x}} f_{S W} \times L}
$$

The peak inductor current is equal to the average output current plus one-half of the peak-to-peak inductor current ripple.

EQUATION 5-3:

$$
I_{L(P K)}=I_{O U T(M A X)}+0.5 \times \Delta I_{L(P P)}
$$

The RMS inductor current is used to calculate the $I^{2} R$ losses in the inductor.

## EQUATION 5-4:

$$
I_{L(R M S)}=\sqrt{I_{O U T(M A X)}{ }^{2}+\frac{\Delta I_{L(P P)^{2}}}{12}}
$$

Maximizing the efficiency requires the proper selection of core material while minimizing the winding resistance. The high frequency operation of the MIC23656 requires the use of low-loss high-frequency magnetic materials for all but the most cost sensitive applications. Lower cost iron powder cores may be used, but the increase in core loss will reduce the efficiency of the power supply. This is especially noticeable at low output power. The winding resistance
decreases efficiency at the higher output current levels. The winding resistance must be minimized, although this usually comes at the expense of a larger inductor. The power dissipated in the inductor is equal to the sum of the core and copper losses. Core loss information is usually available from the magnetic's vendor. Copper loss in the inductor is calculated by Equation 5-5.

## EQUATION 5-5:

$$
P_{I N D U C T O R(C U)}=I_{L(R M S)}{ }^{2} \times R_{W I N D I N G}
$$

The resistance of the copper wire, $\mathrm{R}_{\text {WINDING }}$, increases with the temperature. The value of the winding resistance used should be at the operating temperature.

## EQUATION 5-6:

$P_{W I N D I N G(H T)}=R_{W I N D I N G(20 C)} \times\left(1+0.0042 \times\left(T_{H}-T_{20 C}\right)\right)$ Where:

| $\mathrm{T}_{\mathrm{H}}$ | $=$ Temperature of Wire Under Full Load |
| :--- | :--- |
| $\mathrm{T}_{20 \mathrm{C}}=$ | Ambient Temperature |
| $\mathrm{R}_{\text {WINDING(20C) }}=$ | Room Temperature Winding <br>  <br>  <br>  <br>  <br>  <br> Resistance (usually specified by the <br> manufacturer) |

### 5.5 Output Capacitor Selection

The MIC23656 utilizes an internal compensation network and is design to provide stable operation with output capacitors from $47 \mu \mathrm{~F}$ to $1000 \mu \mathrm{~F}$. This greatly simplifies the design where supplementary output capacitance can be added without having to worry about stability.
The type of output capacitor is usually determined by its equivalent series resistance (ESR). Voltage and RMS current capability are two other important factors for selecting the output capacitor. Recommended capacitor types are ceramic, OS-CON, and POSCAP. The output capacitor ESR is usually the main cause of the output ripple. The output capacitor ESR also affects the control loop from a stability point of view. The maximum value of ESR is calculated using Equation 5-7.

## EQUATION 5-7:

$$
E S R_{C_{O U T}} \leq \frac{\Delta V_{O U T(P P)}}{\Delta I_{L(P P)}}
$$

Where:

$$
\begin{array}{ll}
\Delta \mathrm{V}_{\mathrm{OUT}(\mathrm{PP})} & =\text { Peak-to-Peak Output Voltage Ripple } \\
\Delta \mathrm{I}_{\mathrm{L}(\mathrm{PP})} & =\text { Peak-to-Peak Inductor Current Ripple }
\end{array}
$$

The total output ripple is a combination of the ESR and output capacitance. The total ripple is calculated in Equation 5-8.

## EQUATION 5-8:

$$
\Delta V_{\text {OUT }(P P)}=\sqrt{\left(\frac{\Delta I_{L(P P)}}{C_{O U T} \times f_{S W} \times 8}\right)^{2}+\left(\Delta I_{L(P P)} \times E S R_{C_{\text {OU }}}\right)^{2}}
$$

Where:
$\begin{array}{ll}\text { CoUT }=\text { Output Capacitance Value } \\ \mathrm{f}_{\text {SW }} & =\text { Switching Frequency }\end{array}$
The output capacitor RMS current is calculated in Equation 5-9.

EQUATION 5-9:

$$
{ }^{I_{C}}{ }_{\text {OUT }(R M S)}=\frac{\Delta I_{L(P P)}}{\sqrt{12}}
$$

The power dissipated in the output capacitor is:

## EQUATION 5-10:

$$
P_{D I S S(C O U T)}=I_{C O U T(R M S)}{ }^{2} \times E S R \operatorname{COUT}
$$

### 5.6 Input Capacitor Selection

The input capacitor for the power stage input $\mathrm{V}_{\text {IN }}$ should be selected for ripple current rating and voltage rating. Due to the pulsed waveform of the buck stage input current, ceramic input capacitors with good high-frequency characteristics are mandatory and should be placed as close to the device as possible. Additional polarized capacitors can be used in parallel to the ceramic input capacitors. Tantalum input capacitors may fail when subjected to high inrush currents, caused by turning on the input supply. A tantalum input capacitor voltage rating should be at least two times the maximum input voltage to maximize reliability. Aluminum electrolytic, OS-CON, and multilayer polymer film capacitors can handle the higher inrush currents without voltage derating. The input voltage ripple will primarily depend on the input capacitor ESR. The peak input current is equal to the peak inductor current, so:

## EQUATION 5-11:

$$
\Delta V_{I N}=I_{L(P K)} \times E S R_{C I N}
$$

The input capacitor must be rated for the input current ripple. The RMS value of input capacitor current is determined at the maximum output current. Assuming the peak-to-peak inductor current ripple is low:

EQUATION 5-12:

$$
I_{C I N(R M S)} \approx I_{O U T(M A X)} \times \sqrt{D \times(1-D)}
$$

Where:
$\mathrm{D}=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}$
The power dissipated in the input capacitor is:
EQUATION 5-13:

$$
P_{D I S S(C I N)}=I_{C I N(R M S)}{ }^{2} \times E S R_{C I N}
$$

## 5.7 $\quad I^{2} \mathrm{C}$ Bus Pull-Ups Selection

The optimal pull-up resistors must be strong enough such that the RC constant of the bus is not too large (causing the line not to rise to a logical high before being pulled low), but weak enough for the IC to drive the line low.

TABLE 5-1: $\quad I^{2} \mathrm{C}$ BUS CONSTRAINTS

|  | Standard <br> Mode | Fast <br> Mode | High-Speed <br> Mode |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit Rate <br> (kbits/s) | 0 to 100 | 0 to | 0 to |  |
| 400 | 0 to |  |  |  |
| Max Cap <br> Load (pF) | 400 | 400 | 400 | 100 |
| Rise time <br> (ns) | 1000 | 300 | 160 | 80 |
| Spike <br> Filtered (ns) | N/A | 50 | 10 |  |

## EQUATION 5-14:

$$
R p(\min )=\frac{V_{C C}-V_{O L}(\text { max })}{I_{O L}}
$$

Where:

$$
\begin{array}{|ll}
\mathrm{V}_{\mathrm{CC}} & \left.=\text { Pull-up reference voltage (i.e. } \mathrm{V}_{\mathrm{IN}}\right) \\
\mathrm{V}_{\mathrm{OL}}(\max ) & =0.4 \mathrm{~V} \\
\mathrm{I}_{\mathrm{OL}} & =3 \mathrm{~mA}
\end{array}
$$

## MIC23656

## $6.0 \quad I^{2} \mathrm{C}$ INTERFACE DESCRIPTION

The $I^{2} C$ bus is for 2-way, 2 -line communication between different ICs or modules. The two lines are: a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. MIC23656 is a slave-only device (i.e., it cannot generate a SCL signal and does not have SCL clock stretching capability). Every data transfer to and from the MIC23656 must be initiated by a master device which drives the SCL line.


FIGURE 6-1: Bit Transfer.

### 6.1 Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.

### 6.2 START and STOP Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START (S) or repeated START (Sr) condition. A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. The bus stays busy if a repeated START $(\mathrm{Sr})$ is generated instead of a STOP condition.


FIGURE 6-2: START and STOP Conditions.

### 6.3 Device Address

The MIC23656 device uses a fixed 7-bit address, which is set in hardware. This address is " $0 \times 5 \mathrm{~B}$ ".

### 6.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions, from transmitter to receiver, is not limited. Each byte of eight bits is followed by one Acknowledge bit. The Acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge-related clock pulse. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse; setup and hold times must be taken into account.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte.
Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter, except on the last received byte. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave transmitter. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 6.5 Bus Transactions

### 6.5.1 SINGLE WRITE

The first seven bits of the first byte make up the slave address. The eighth bit is the LSB (Least Significant bit). It determines the direction of the message (R/W).

A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A ' 1 ' in this position means that the master will read information from the slave. When an address is sent, each device in a system compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/W bit.
Command byte is a data byte which selects a register on the device. The Least Significant six bits of the command byte determine the address of the register that needs to be written.
The data to port is the 8-bit data that needs to be written to the selected register. This is followed by the acknowledge from the slave and then the STOP condition.
The Write command is as follows and it is illustrated in the timing diagram below:

1. Send START sequence
2. Send 7-bit slave address
3. Send the R/W bit - 0 to indicate a write operation
4. Wait for acknowledge from the slave
5. Send the command byte-address that needs to be written
6. Wait for acknowledge from the slave
7. Receive the 8-bit data from the master and write it to the slave register indicated in step 5 starting from MSB
8. Acknowledge from the slave
9. Send STOP sequence


FIGURE 6-3: Single Write Timing Diagram.
Note: Writing to a non-existing register location will have no effect.

### 6.5.2 SINGLE READ

This reads a single byte from a device, from a designated register. The register is specified through the command byte.

The Read command is as follows and it is illustrated in the timing diagram of Figure 6-4 below.

1. Send START sequence
2. Send 7-bit slave address
3. Send the R/W bit - 0 to indicate a write operation
4. Wait for acknowledge from the slave
5. Send the register address that needs to be read
6. Wait for acknowledge from the slave
7. Send START sequence again (Repeated START condition)
8. Send the 7-bit slave address
9. Send R/W bit - 1 to indicate a read operation
10. Wait for acknowledge from the slave
11. Receive the 8 -bit data from the slave starting from MSB
12. Acknowledge from the master. On the received byte, the master receiver issues a NACK in place of ACK to signal the end of the data transfer.
13. Send STOP sequence


FIGURE 6-4: Single Read Timing Diagram.
Note: Attempts to read from a non-existing register location will return all zeros.

### 7.0 REGISTER MAP AND I²C PROGRAMMABILITY

The MIC23656 internal registers are summarized in Table, below.

MIC23656 REGISTER MAP

| Address | Register Name |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | Control Register (CTRL1) |  |  |  |  |  |  |  |
|  | TON<1:0> |  | ILIM<1:0> |  | EN_DELAY<1:0> |  | EN_INT | EN_CON |
| $0 \times 01$ | Output Control Register (CTRL2) |  |  |  |  |  |  |  |
|  | DIS_100PCT | FPWM | OT_LATCH | PULL_DN | SLEW_RATE<3:0> |  |  |  |
| $0 \times 02$ | Output Voltage Register (VOUT) |  |  |  |  |  |  |  |
|  | VO<7:0> |  |  |  |  |  |  |  |
| $0 \times 03$ | Status and Fault Register (FAULT) |  |  |  |  |  |  |  |
|  | OT_WARN | EN_STAT | BOOT_ERR | SSD | HICCUP | OT | LATCH_OFF | PG |

REGISTER 7-1: CTRL1 - CONTROL REGISTER (ADDRESS 0x00)

| R/W-V R/W-V | R/W-V | R/W-V | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TON | ILIM | EN_DELAY | EN_INT | EN_CON |  |
| bit 7 |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |
| $R C=$ Read-then-clear bit | $V=$ Factory-programmed POR value | $x=$ Bit is unknown |

bit 7-6 TON<7:6>: On Time.
00 = Low Frequency
01 = Medium Frequency
10 = High Frequency
11 = Very High Frequency
bit 5-4 ILIM<5:4> High-Side Peak Current Limit.
$00=3.5 \mathrm{~A}$
$01=5 \mathrm{~A}$
$10=8.5 \mathrm{~A}$
$11=10 \mathrm{~A}$
bit 3-2 EN_DELAY<3:2>: Enable Delay.
$00=250 \mu \mathrm{~s}$
$01=1 \mathrm{~ms}$
$10=2 \mathrm{~ms}$
$11=3 \mathrm{~ms}$
bit 1 EN_INT: Enable Bit Register Control.
$0=$ Register Controlled
1 = Enable Controlled
bit $0 \quad$ EN_CON: Enable Control.

$$
\begin{aligned}
& 0=\text { Off } \\
& 1=\text { On }
\end{aligned}
$$

## MIC23656

REGISTER 7-2: CTRL2 - OUTPUT CONTROL REGISTER (ADDRESS 0x01)

| R/W-0 | R/W-0 | R/W-V | R/W-V | R/W-V | R/W-V | R/W-V | R/W-V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIS_100PCT | FPWM | OT_LATCH | PULLDN |  | SLEW_RATE |  |  |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |
| $R C=$ Read-then-clear bit | $V=$ Factory-programmed POR value |  |

bit 7 DIS_100PCT: Disable 100\% Duty Cycle.
$0=100 \%$ DC
1 = Disable 100\% DC
bit $6 \quad$ FPWM: Force PWM.
$0=\mathrm{HLL}$
1 = FPWM
bit 5 OT_LATCH: Over Temperature Latch.
0 = Latch Off Immediately
1 = Latch Off after 4 OT Cycles
bit 4 PULLDN: Enable/Disable Regulator pull-down when power down.
$0=$ No Pull Down
1 = Pull Down
bit 3-0 SLEW_RATE<3:0>: Step Slew-Rate Time in $\mu \mathrm{s} / \mathrm{V}$.
$0000=200$
$0001=400$
$0010=600$
$0011=800$
$0100=1000$
$0101=1200$
$0110=1400$
$0111=1600$
$1000=1800$
$1001=2000$
$1010=2200$
$1011=2400$
$1100=2600$
$1101=2800$
$1110=3000$
$1111=3200$

REGISTER 7-3: OUTPUT VOLTAGE CONTROL REGISTER (ADDRESS 0x02)

| $R / W-V$ | $R / W-V$ | $R / W-V$ | $R / W-V$ | $R / W-V$ | $R / W-V$ | $R / W-V$ | $R / W-V$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $V O$ |  |  |  |  |  |
| bit 7 |  |  |  |  |  | bit 0 |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | ' 0 ' = Bit is cleared |
| $R C=$ Read-then-clear bit | $V=$ Factory-programmed $P O R$ value | $x=$ Bit is unknown |

bit 7-0 VO<7:0>: Output Voltage Control: Options YFT, HAYFT, FAYFT
For codes $0 \times 00$ to $0 \times 76$ : 0.6 V .

|  | $0 \times 80=0.645$ | $0 \times A 0=0.805 \mathrm{~V}$ | $0 \times C 0=0.965$ | $0 x E 0=1.125 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $0 \times 81=0.65 \mathrm{~V}$ | $0 \times \mathrm{A} 1=0.81 \mathrm{~V}$ | $0 \mathrm{xC1}=0.97 \mathrm{~V}$ | $0 x E 1=1.13 \mathrm{~V}$ |
|  | $0 \times 82=0.655 \mathrm{~V}$ | 0xA2 $=0.815 \mathrm{~V}$ | $0 \times \mathrm{C} 2=0.975 \mathrm{~V}$ | $0 x E 2=1.135 \mathrm{~V}$ |
|  | $0 \times 83=0.66 \mathrm{~V}$ | $0 \times \mathrm{A} 3=0.82 \mathrm{~V}$ | $0 \mathrm{xC3}=0.98 \mathrm{~V}$ | $0 x E 3=1.14 \mathrm{~V}$ |
|  | $0 \times 84=0.665 \mathrm{~V}$ | 0xA4 $=0.825 \mathrm{~V}$ | $0 \times C 4=0.985 \mathrm{~V}$ | $0 x E 4=1.145 \mathrm{~V}$ |
|  | $0 \times 85=0.67 \mathrm{~V}$ | $0 \times \mathrm{A} 5=0.83 \mathrm{~V}$ | $0 \mathrm{xC5}=0.99 \mathrm{~V}$ | $0 x E 5=1.15 \mathrm{~V}$ |
|  | $0 \times 86=0.675 \mathrm{~V}$ | 0xA6 $=0.835 \mathrm{~V}$ | $0 \times \mathrm{C} 6=0.995 \mathrm{~V}$ | $0 x E 6=1.155 \mathrm{~V}$ |
|  | $0 \times 87=0.68 \mathrm{~V}$ | $0 \times A 7=0.84 \mathrm{~V}$ | $0 \times C 7=1 \mathrm{~V}$ | $0 x E 7=1.16 \mathrm{~V}$ |
|  | $0 \times 88=0.685 \mathrm{~V}$ | 0xA8 $=0.845 \mathrm{~V}$ | $0 \times \mathrm{C} 8=1.005 \mathrm{~V}$ | $0 x E 8=1.165 \mathrm{~V}$ |
|  | $0 \times 89=0.69 \mathrm{~V}$ | $0 \times \mathrm{A} 9=0.85 \mathrm{~V}$ | $0 \times C 9=1.01 \mathrm{~V}$ | $0 x E 9=1.17 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{~A}=0.695 \mathrm{~V}$ | 0xAA $=0.855 \mathrm{~V}$ | $0 x C A=1.015 \mathrm{~V}$ | $0 x E A=1.175 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{~B}=0.7 \mathrm{~V}$ | $0 \times \mathrm{AB}=0.86 \mathrm{~V}$ | $0 x C B=1.02 \mathrm{~V}$ | $0 x E B=1.18 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{C}=0.705 \mathrm{~V}$ | OxAC $=0.865 \mathrm{~V}$ | $0 \times C C=1.025 \mathrm{~V}$ | OxEC $=1.185 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{D}=0.71 \mathrm{~V}$ | $0 \times A D=0.87 \mathrm{~V}$ | $0 x C D=1.03 \mathrm{~V}$ | $0 x E D=1.19 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{E}=0.715 \mathrm{~V}$ | OxAE $=0.875 \mathrm{~V}$ | $0 x C E=1.035 \mathrm{~V}$ | OxEE $=1.195 \mathrm{~V}$ |
|  | $0 \times 8 \mathrm{~F}=0.72 \mathrm{~V}$ | $0 \times \mathrm{AF}=0.88 \mathrm{~V}$ | $0 \mathrm{xCF}=1.04 \mathrm{~V}$ | OxEF $=1.2 \mathrm{~V}$ |
|  | $0 \times 90=0.725 \mathrm{~V}$ | $0 \times B 0=0.885 \mathrm{~V}$ | $0 x D 0=1.045 \mathrm{~V}$ | $0 x F 0=1.205 \mathrm{~V}$ |
|  | $0 \times 91=0.73 \mathrm{~V}$ | $0 \times B 1=0.89 \mathrm{~V}$ | $0 x D 1=1.05 \mathrm{~V}$ | $0 x F 1=1.21 \mathrm{~V}$ |
|  | $0 \times 92=0.735 \mathrm{~V}$ | $0 \times \mathrm{B} 2=0.895 \mathrm{~V}$ | $0 x D 2=1.055 \mathrm{~V}$ | $0 x F 2=1.215 \mathrm{~V}$ |
|  | $0 \times 93=0.74 \mathrm{~V}$ | $0 \times \mathrm{B} 3=0.9 \mathrm{~V}$ | $0 x D 3=1.06 \mathrm{~V}$ | $0 x F 3=1.22 \mathrm{~V}$ |
|  | $0 \times 94=0.745 \mathrm{~V}$ | $0 x B 4=0.905 \mathrm{~V}$ | $0 x \mathrm{D} 4=1.065 \mathrm{~V}$ | $0 x F 4=1.225 \mathrm{~V}$ |
|  | $0 \times 95=0.75 \mathrm{~V}$ | $0 \times B 5=0.91 \mathrm{~V}$ | $0 x D 5=1.07 \mathrm{~V}$ | $0 x F 5=1.23 \mathrm{~V}$ |
|  | $0 \times 96=0.755 \mathrm{~V}$ | $0 \times B 6=0.915 \mathrm{~V}$ | $0 x D 6=1.075 \mathrm{~V}$ | $0 x F 6=1.235 \mathrm{~V}$ |
| 0x77 $=0.6 \mathrm{~V}$ | $0 \times 97=0.76 \mathrm{~V}$ | $0 \times B 7=0.92 \mathrm{~V}$ | $0 x D 7=1.08 \mathrm{~V}$ | $0 x F 7=1.24 \mathrm{~V}$ |
| $0 \times 78=0.605 \mathrm{~V}$ | $0 \times 98=0.765 \mathrm{~V}$ | $0 \times \mathrm{B} 8=0.925 \mathrm{~V}$ | $0 x \mathrm{D} 8=1.085 \mathrm{~V}$ | $0 x F 8=1.245 \mathrm{~V}$ |
| $0 \times 79=0.61 \mathrm{~V}$ | $0 \times 99=0.77 \mathrm{~V}$ | $0 \times \mathrm{B} 9=0.93 \mathrm{~V}$ | $0 x D 9=1.09 \mathrm{~V}$ | $0 x F 9=1.25 \mathrm{~V}$ |
| $0 \times 7 \mathrm{~A}=0.615 \mathrm{~V}$ | $0 \times 9 \mathrm{~A}=0.775 \mathrm{~V}$ | $0 \times B A=0.935 \mathrm{~V}$ | $0 x D A=1.095 \mathrm{~V}$ | $0 x F A=1.255 \mathrm{~V}$ |
| $0 \times 7 \mathrm{~B}=0.62 \mathrm{~V}$ | $0 \times 9 \mathrm{~B}=0.78 \mathrm{~V}$ | $0 \times B B=0.94 \mathrm{~V}$ | $0 x D B=1.1 \mathrm{~V}$ | $0 x F B=1.26 \mathrm{~V}$ |
| $0 \times 7 \mathrm{C}=0.625 \mathrm{~V}$ | $0 \times 9 \mathrm{C}=0.785 \mathrm{~V}$ | $0 \times B C=0.945 \mathrm{~V}$ | $0 x D C=1.105 \mathrm{~V}$ | $0 x F C=1.265 \mathrm{~V}$ |
| $0 \times 7 \mathrm{D}=0.63 \mathrm{~V}$ | $0 \times 9 \mathrm{D}=0.79 \mathrm{~V}$ | $0 \times \mathrm{BD}=0.95 \mathrm{~V}$ | $0 x D D=1.11 \mathrm{~V}$ | $0 x F D=1.27 \mathrm{~V}$ |
| $0 \times 7 \mathrm{E}=0.635 \mathrm{~V}$ | $0 \times 9 \mathrm{E}=0.795 \mathrm{~V}$ | $0 x B E=0.955 \mathrm{~V}$ | $0 x D E=1.115 \mathrm{~V}$ | $0 x F E=1.275 \mathrm{~V}$ |
| $0 \times 7 \mathrm{~F}=0.64 \mathrm{~V}$ | $0 \times 9 \mathrm{~F}=0.8 \mathrm{~V}$ | $0 \times B F=0.96 \mathrm{~V}$ | $0 x D F=1.12 \mathrm{~V}$ | $0 x F F=1.28 \mathrm{~V}$ |

## REGISTER 7-3: OUTPUT VOLTAGE CONTROL REGISTER (ADDRESS 0x02) (CONTINUED)

VO<7:0>: Output Voltage Control: Option SAYFT
For codes $0 \times 00$ to $0 \times 3 \mathrm{~B}: 0.6 \mathrm{~V}$

|  | $0 \times 40=0.65 \mathrm{~V}$ | $0 \times 60=0.97 \mathrm{~V}$ | $0 \times 80=1.3 \mathrm{~V}$ | $0 \times A 0=1.94 \mathrm{~V}$ | $0 \times C 0=2.58 \mathrm{~V}$ | OxE0 $=3.22 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $0 \times 41=0.66 \mathrm{~V}$ | $0 \times 61=0.98 \mathrm{~V}$ | $0 \times 81=1.32 \mathrm{~V}$ | $0 \times \mathrm{A} 1=1.96 \mathrm{~V}$ | $0 \times \mathrm{C} 1=2.6 \mathrm{~V}$ | $0 \times E 1=3.24 \mathrm{~V}$ |
|  | $0 \times 42=0.67 \mathrm{~V}$ | $0 \times 62=0.99 \mathrm{~V}$ | $0 \times 82=1.34 \mathrm{~V}$ | $0 \times \mathrm{A} 2=1.98 \mathrm{~V}$ | $0 \mathrm{xC2}=2.62 \mathrm{~V}$ | 0xE2 $=3.26 \mathrm{~V}$ |
|  | $0 \times 43=0.68 \mathrm{~V}$ | $0 \times 63=1 \mathrm{~V}$ | $0 \times 83=1.36 \mathrm{~V}$ | $0 \times A 3=2 \mathrm{~V}$ | $0 x C 3=2.64 \mathrm{~V}$ | 0xE3 $=3.28 \mathrm{~V}$ |
|  | $0 \times 44=0.69 \mathrm{~V}$ | $0 \times 64=1.01 \mathrm{~V}$ | $0 \times 84=1.38 \mathrm{~V}$ | $0 \times 44=2.02 \mathrm{~V}$ | $0 \mathrm{xC} 4=2.66 \mathrm{~V}$ | 0xE4 $=3.3 \mathrm{~V}$ |
|  | $0 \times 45=0.7 \mathrm{~V}$ | $0 \times 65=1.02 \mathrm{~V}$ | $0 \times 85=1.4 \mathrm{~V}$ | $0 \times \mathrm{A} 5=2.04 \mathrm{~V}$ | $0 x C 5=2.68 \mathrm{~V}$ | 0xE5 $=3.32 \mathrm{~V}$ |
|  | $0 \times 46=0.71 \mathrm{~V}$ | $0 \times 66=1.03 \mathrm{~V}$ | $0 \times 86=1.42 \mathrm{~V}$ | $0 \times \mathrm{A} 6=2.06 \mathrm{~V}$ | $0 \times \mathrm{C} 6=2.7 \mathrm{~V}$ | 0xE6 $=3.34 \mathrm{~V}$ |
|  | $0 \times 47=0.72 \mathrm{~V}$ | $0 \times 67=1.04 \mathrm{~V}$ | $0 \times 87=1.44 \mathrm{~V}$ | $0 x A 7=2.08 \mathrm{~V}$ | $0 \mathrm{xC7}=2.72 \mathrm{~V}$ | 0xE7 $=3.36 \mathrm{~V}$ |
|  | $0 \times 48=0.73 \mathrm{~V}$ | $0 \times 68=1.05 \mathrm{~V}$ | $0 \times 88=1.46 \mathrm{~V}$ | 0xA8 $=2.1 \mathrm{~V}$ | $0 \mathrm{xC8}=2.74 \mathrm{~V}$ | 0xE8 $=3.38 \mathrm{~V}$ |
|  | $0 \times 49=0.74 \mathrm{~V}$ | $0 \times 69=1.06 \mathrm{~V}$ | $0 \times 89=1.48 \mathrm{~V}$ | $0 \times A 9=2.12 \mathrm{~V}$ | $0 \times C 9=2.76 \mathrm{~V}$ | 0xE9 $=3.4 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{~A}=0.75 \mathrm{~V}$ | $0 \times 6 \mathrm{~A}=1.07 \mathrm{~V}$ | $0 \times 8 \mathrm{~A}=1.5 \mathrm{~V}$ | $0 \times \mathrm{AA}=2.14 \mathrm{~V}$ | $0 x C A=2.78 \mathrm{~V}$ | 0xEA $=3.42 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{~B}=0.76 \mathrm{~V}$ | $0 \times 6 \mathrm{~B}=1.08 \mathrm{~V}$ | $0 \times 8 \mathrm{~B}=1.52 \mathrm{~V}$ | $0 \times \mathrm{AB}=2.16 \mathrm{~V}$ | $0 \mathrm{xCB}=2.8 \mathrm{~V}$ | $0 x E B=3.44 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{C}=0.77 \mathrm{~V}$ | $0 \times 6 \mathrm{C}=1.09 \mathrm{~V}$ | $0 \times 8 \mathrm{C}=1.54 \mathrm{~V}$ | $0 \times A C=2.18 \mathrm{~V}$ | $0 \times C C=2.82 \mathrm{~V}$ | OxEC $=3.46 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{D}=0.78 \mathrm{~V}$ | 0x6D $=1.1 \mathrm{~V}$ | $0 \times 8 \mathrm{D}=1.56 \mathrm{~V}$ | OxAD $=2.2 \mathrm{~V}$ | $0 x C D=2.84 \mathrm{~V}$ | $0 x E D=3.48 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{E}=0.79 \mathrm{~V}$ | $0 \times 6 \mathrm{E}=1.11 \mathrm{~V}$ | $0 \times 8 \mathrm{E}=1.58 \mathrm{~V}$ | $0 \times \mathrm{AE}=2.22 \mathrm{~V}$ | 0xCE $=2.86 \mathrm{~V}$ | 0xEE $=3.5 \mathrm{~V}$ |
|  | $0 \times 4 \mathrm{~F}=0.8 \mathrm{~V}$ | $0 \times 6 \mathrm{~F}=1.12 \mathrm{~V}$ | 0x8F $=1.6 \mathrm{~V}$ | $0 \times \mathrm{AF}=2.24 \mathrm{~V}$ | $0 x C F=2.88 \mathrm{~V}$ | 0xEF $=3.52 \mathrm{~V}$ |
|  | $0 \times 50=0.81 \mathrm{~V}$ | $0 \times 70=1.13 \mathrm{~V}$ | $0 \times 90=1.62 \mathrm{~V}$ | $0 \times B 0=2.26 \mathrm{~V}$ | $0 \times \mathrm{D} 0=2.9 \mathrm{~V}$ | $0 \times F 0=3.54 \mathrm{~V}$ |
|  | $0 \times 51=0.82 \mathrm{~V}$ | $0 \times 71=1.14 \mathrm{~V}$ | $0 \times 91=1.64 \mathrm{~V}$ | $0 \times \mathrm{BB} 1=2.28 \mathrm{~V}$ | $0 x D 1=2.92 \mathrm{~V}$ | $0 \times F 1=3.56 \mathrm{~V}$ |
|  | $0 \times 52=0.83 \mathrm{~V}$ | $0 \times 72=1.15 \mathrm{~V}$ | $0 \times 92=1.66 \mathrm{~V}$ | $0 \times B 2=2.3 \mathrm{~V}$ | $0 x D 2=2.94 \mathrm{~V}$ | $0 \times F 2=3.58 \mathrm{~V}$ |
|  | $0 \times 53=0.84 \mathrm{~V}$ | $0 \times 73=1.16 \mathrm{~V}$ | $0 \times 93=1.68 \mathrm{~V}$ | $0 \times \mathrm{BB} 3=2.32 \mathrm{~V}$ | $0 x D 3=2.96 \mathrm{~V}$ | $0 \times \mathrm{F} 3=3.6 \mathrm{~V}$ |
|  | $0 \times 54=0.85 \mathrm{~V}$ | $0 \times 74=1.17 \mathrm{~V}$ | 0x94 $=1.7 \mathrm{~V}$ | $0 \times B 4=2.34 \mathrm{~V}$ | $0 x D 4=2.98 \mathrm{~V}$ | $0 \times F 4=3.62 \mathrm{~V}$ |
|  | $0 \times 55=0.86 \mathrm{~V}$ | $0 \times 75=1.18 \mathrm{~V}$ | $0 \times 95=1.72 \mathrm{~V}$ | $0 \times 85=2.36 \mathrm{~V}$ | 0xD5 = 3V | 0xF5 $=3.64 \mathrm{~V}$ |
|  | $0 \times 56=0.87 \mathrm{~V}$ | $0 \times 76=1.19 \mathrm{~V}$ | $0 \times 96=1.74 \mathrm{~V}$ | $0 \times B 6=2.38 \mathrm{~V}$ | $0 x D 6=3.02 \mathrm{~V}$ | 0xF6 $=3.66 \mathrm{~V}$ |
|  | $0 \times 57=0.88 \mathrm{~V}$ | $0 x 77=1.2 \mathrm{~V}$ | $0 \times 97=1.76 \mathrm{~V}$ | $0 \times \mathrm{B7}=2.4 \mathrm{~V}$ | $0 x D 7=3.04 \mathrm{~V}$ | $0 \times F 7=3.68 \mathrm{~V}$ |
|  | $0 \times 58=0.89 \mathrm{~V}$ | $0 \times 78=1.21 \mathrm{~V}$ | $0 \times 98=1.78 \mathrm{~V}$ | $0 \times 88=2.42 \mathrm{~V}$ | $0 x D 8=3.06 \mathrm{~V}$ | 0xF8 $=3.7 \mathrm{~V}$ |
|  | $0 \times 59=0.9 \mathrm{~V}$ | $0 \times 79=1.22 \mathrm{~V}$ | $0 \times 99=1.8 \mathrm{~V}$ | $0 \times 8 \mathrm{C}=2.44 \mathrm{~V}$ | $0 x D 9=3.08 \mathrm{~V}$ | $0 \times F 9=3.72 \mathrm{~V}$ |
|  | $0 \times 5 \mathrm{~A}=0.91 \mathrm{~V}$ | $0 \times 7 \mathrm{~A}=1.23 \mathrm{~V}$ | $0 \times 9 \mathrm{~A}=1.82 \mathrm{~V}$ | $0 \times \mathrm{BA}=2.46 \mathrm{~V}$ | $0 \times D A=3.1 \mathrm{~V}$ | $0 \times F A=3.74 \mathrm{~V}$ |
| 0x3B $=0.6 \mathrm{~V}$ | $0 \times 5 \mathrm{~B}=0.92 \mathrm{~V}$ | $0 \times 7 \mathrm{~B}=1.24 \mathrm{~V}$ | $0 \times 9 \mathrm{~B}=1.84 \mathrm{~V}$ | $0 \times B B=2.48 \mathrm{~V}$ | $0 x D B=3.12 \mathrm{~V}$ | $0 \times F B=3.76 \mathrm{~V}$ |
| $0 \times 3 \mathrm{C}=0.61 \mathrm{~V}$ | $0 \times 5 \mathrm{C}=0.93 \mathrm{~V}$ | $0 \times 7 \mathrm{C}=1.25 \mathrm{~V}$ | $0 \times 9 \mathrm{C}=1.86 \mathrm{~V}$ | $0 \times B C=2.5 \mathrm{~V}$ | $0 x D C=3.14 \mathrm{~V}$ | $0 \times F C=3.78 \mathrm{~V}$ |
| $0 \times 3 \mathrm{D}=0.62 \mathrm{~V}$ | $0 \times 5 \mathrm{D}=0.94 \mathrm{~V}$ | 0x7D $=1.26 \mathrm{~V}$ | $0 \times 9 \mathrm{D}=1.88 \mathrm{~V}$ | $0 \times \mathrm{BD}=2.52 \mathrm{~V}$ | $0 x D D=3.16 \mathrm{~V}$ | OxFD $=3.8 \mathrm{~V}$ |
| $0 \times 3 \mathrm{E}=0.63 \mathrm{~V}$ | $0 \times 5 \mathrm{E}=0.95 \mathrm{~V}$ | $0 \times 7 \mathrm{E}=1.27 \mathrm{~V}$ | 0x9E $=1.9 \mathrm{~V}$ | $0 \times B E=2.54 \mathrm{~V}$ | $0 x D E=3.18 \mathrm{~V}$ | 0xFE $=3.82 \mathrm{~V}$ |
| $0 \times 3 \mathrm{~F}=0.64 \mathrm{~V}$ | $0 \times 5 \mathrm{~F}=0.96 \mathrm{~V}$ | 0x7F $=1.28 \mathrm{~V}$ | 0x9F $=1.92 \mathrm{~V}$ | $0 x B F=2.56 \mathrm{~V}$ | OxDF $=3.2 \mathrm{~V}$ | 0xFF $=3.84 \mathrm{~V}$ |

# MIC23656 

## REGISTER 7-4: STATUS AND FAULT REGISTER (ADDRESS 0x03)

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OT_WARN | EN_STAT | BOOT_ERR | SSD | HICCUP | OT | LATCH_OFF | PG |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |
| $R C=$ Read-then-clear bit |  | $x=$ Bit is unknown |

bit 7 OT_WARN: Over Temperature Warning
$0=$ No Fault
1 = Fault
bit 6 EN_STAT: Buck ON/OFF Control.
$0=$ OFF
$1=\mathrm{ON}$
bit 5 BOOT_ERR: Boot Up Error.
$0=$ No Fault
1 = Fault
bit 4 SSD: Soft-Start Done.
0 = Ramp not Done
1 = Ramp Done
bit 3 HICCUP: Current Limit Hiccup.
$0=$ Not in Hiccup
$1=\ln$ Hiccup
bit 2 OT: Over Temperature.
$0=$ No Fault
1 = Fault
bit 1 LATCH_OFF: Overcurrent or Overtemperature Fault Latch Off.
$0=$ No Fault
1 = Fault (device is latched off)
bit 0
PG: Power-Good.
0 = Power Not Good
1 = Power Good

### 8.0 PACKAGING INFORMATION

### 8.1 Package Marking Information

16-Lead FTQFN $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$


Example


| Part Number | Marking | Marking Code |
| :--- | :---: | :---: |
| MIC23656YFT | XXXX | 23656 |
| MIC23656-FAYFT | XXXX | 656 FA |
| MIC23656-HAYFT | XXXX | 656 HA |
| MIC23656-SAYFT | $X X X X$ | 656 SA |

Legend: $X X$...X Customer-specific information
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
e3) Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb -free. The Pb -free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## TITLE

16 LEAD FTQFN $2.5 x 2.5 \mathrm{~mm}$ PACKAGE (Flip Chip) OUTLINE \& RECOMMENDED LAND PATTERN

DRAWING \# | FTQFN2525-16LD-PL-1 | UNIT | MM |
| :--- | :--- | :--- | :--- |




Side View
NOTE: 2,3

## NOTES:

1. Top mark Pin \#1 will be laser mark.
2. $0.05 \mathrm{~mm} \max$ package warpage.
3. Max allowable burr is 0.076 mm in all directions.
4. Black, Blue and Red color pads represent different potential. Do not connect to GND.
5. Black color pads represent different IOs. Do not connect together.
6. Shaded rectangles (area) represents solder stencil opening on exposed metal trace.
7. Red Color circles are VIAs. 0.30 mm diameter. Should be connected to ground for maximum thermal performance.
8. Thermal VIAs are optional.
9. Recommended Land Pattern Tolerance is $\pm 0.020 \mathrm{~mm}$ unless specified.
10. See recommended Land Pattern on page2.
[^0]
## MIC23656

POD-Land Pattern Doc \#: FTQFN2525-16LD-PL-1-A

## Recommended Land Pattern

Note: $4.5,6,7,8,9$


Exposed Metal


Solder Stencil Opening
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

## APPENDIX A: REVISION HISTORY

## Revision B (January 2019)

- Updated slew rate on page 1
- Updated $V_{S C L}, V_{S D A}$ on page 4
- On page 5 , updated supply current, shutdown current, and added line regulation and load regulation
- Other minor editorial updates


## Revision A (October 2018)

- Original release of this document


## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC ${ }^{\circledR}$ MCUs and dsPIC ${ }^{\circledR}$ DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS $16949=$

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
GestIC is a registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-4132-8

Microchip

## Worldwide Sales and Service

## AMERICAS <br> Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/ support
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Austin, TX
Tel: 512-257-3370

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

## Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

## Detroit

Novi, MI
Tel: 248-848-4000
Houston, TX
Tel: 281-894-5983
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

## Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

## Raleigh, NC

Tel: 919-844-7510
New York, NY
Tel: 631-435-6000
San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270
Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC
Australia - Sydney
Tel: 61-2-9868-6733
China - Beijing
Tel: 86-10-8569-7000
China - Chengdu
Tel: 86-28-8665-5511
China - Chongqing
Tel: 86-23-8980-9588
China - Dongguan
Tel: 86-769-8702-9880
China - Guangzhou
Tel: 86-20-8755-8029
China - Hangzhou
Tel: 86-571-8792-8115
China - Hong Kong SAR
Tel: 852-2943-5100
China - Nanjing
Tel: 86-25-8473-2460
China - Qingdao
Tel: 86-532-8502-7355
China - Shanghai
Tel: 86-21-3326-8000
China - Shenyang
Tel: 86-24-2334-2829
China - Shenzhen
Tel: 86-755-8864-2200
China - Suzhou
Tel: 86-186-6233-1526
China - Wuhan
Tel: 86-27-5980-5300
China - Xian
Tel: 86-29-8833-7252
China - Xiamen
Tel: 86-592-2388138
China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
India - New Delhi
Tel: 91-11-4160-8631
India - Pune
Tel: 91-20-4121-0141
Japan - Osaka
Tel: 81-6-6152-7160
Japan - Tokyo
Tel: 81-3-6880-3770
Korea - Daegu
Tel: 82-53-744-4301

## Korea - Seoul

Tel: 82-2-554-7200
Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870
Philippines - Manila
Tel: 63-2-634-9065
Singapore
Tel: 65-6334-8870
Taiwan - Hsin Chu
Tel: 886-3-577-8366
Taiwan - Kaohsiung
Tel: 886-7-213-7830
Taiwan - Taipei
Tel: 886-2-2508-8600
Thailand - Bangkok
Tel: 66-2-694-1351
Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
Finland - Espoo
Tel: 358-9-4520-820
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Garching
Tel: 49-8931-9700
Germany - Haan
Tel: 49-2129-3766400
Germany - Heilbronn
Tel: 49-7131-67-3636
Germany - Karlsruhe
Tel: 49-721-625370
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Germany - Rosenheim
Tel: 49-8031-354-560
Israel - Ra'anana
Tel: 972-9-744-7705
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Italy - Padova
Tel: 39-049-7625286
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Norway - Trondheim
Tel: 47-7288-4388
Poland - Warsaw
Tel: 48-22-3325737
Romania - Bucharest
Tel: 40-21-407-87-50
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
Sweden - Gothenberg
Tel: 46-31-704-60-40
Sweden - Stockholm
Tel: 46-8-5090-4654
UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820


[^0]:    Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

